Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2006-03-28
2006-03-28
Mai, Anh Duy (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S522000
Reexamination Certificate
active
07019364
ABSTRACT:
To change a plurality of trenches to one flat empty space by two-dimensionally forming the trenches on the surface of a semiconductor substrate and then applying heat treatment to the semiconductor substrate.
REFERENCES:
patent: 4888300 (1989-12-01), Burton
patent: 6100132 (2000-08-01), Sato et al.
patent: 60-150644 (1985-08-01), None
patent: 63-278375 (1988-11-01), None
patent: 2-280381 (1990-11-01), None
patent: 4-329676 (1992-11-01), None
patent: 6-125000 (1994-05-01), None
patent: 10-256362 (1998-09-01), None
patent: 2000-58780 (1999-09-01), None
patent: (P2000-58780A) (1999-09-01), None
Merriam-Webster's Collegiate Dictionary, 10thEdition 1997, definition of “PILLAR”.
Sato, T. et al., “A New Substrate Engineering for the Formation of Empty Space in Silicon (ESS) Induced by Silicon Surface Migration”, IEDM Tech. Digest, pp. 517-520, (1999).
Sato, T. et al., “Trench Transformation Technology Using Hydrogen Annealing for Realizing Highly Reliable Device Structure with ThinDielectric Films”, VLSI Tech. Digest of Technical Papers, pp. 206-207, (1998).
Matsuda, S. et al., “Novel Corner Rounding Process for Shallow Trench Isolation Utilizing MSTS (Micro-Structure Transformation of Silicon”, IEDM Tech. Digest, pp. 137-140, (1998).
Sato, T. et al., “A New Substrate Engineering for the Formation of Empty Space in Silicon (ESS) Induced by Silicon Surface Migration”, The Japan Society of Applied Physics, Silicon Technology, No. 14, pp. 61-65, (2000).
Mitsitake, K. et al., “Theoretical Study on the Formation Process of Empty Space in Silicon”, Extended Abstracts (The 47thSpring Meeting 2000), The Japan Society of Applied Physics and Related Societies, 31a-YK-8, pp. 889, (2000).
Sato, T. et al., “Micro Structure Transformation of Silicon: MSTS) (1)-Transformation and Application Using Silicon Migration-”, Extended Abstracts ( The 59thAutumn Meeting 2000), The Japan Society of Applied Physics, 16p-YB-15, pp. 757, (1998).
Sato, T. et al., “Micro Structure Transformation of Silicon (3)-Transformation Control by the Annealing Pressure-”, Extended Abstracts ( The 46thSpring Meeting 1999), The Japan Society of Applied Physics and Related Societies, 28p-YF-6, pp. 812, (1999).
Sato, T. et al., “A New Substrate Engineering Using Silicon Surface Migration(1)˜ SON Structure Relized by ESS˜”, Extended Abstracts (The 47thSpring Meeting 2000), The Japan Society of Applied Physics and Related Societies, 31a-YK-6, pp. 888, (2000).
Sato, T. et al., “A New Substrate Engineering Using Silicon Surface Migration(2) ˜Design Guide for ESS Fabrication˜”, Extended Abstracts (The 47thSpring Meeting 2000), The Japan Society of Applied Physics and Related Societies, 31a-YK-7, pp. 889, (2000).
Sato, T. et al., “Discussion About Dissolution of COP Defects by Direct Observation of Intentionally Grown Large Vacancy”, Extended Abstracts (The 60thAutumn Meeting 1999), The Japan Society of Applied Physics, 2p-S17, pp. 355, (1999).
Misutake, K. et al., “Micro Structure Transformation of Silicon: MSTS)(2)-Theoretical Investigation-”, Extended Abstracts (The 59thAutumn Meeting 2000), The Japan Society of Applied Physics, 16p-YB-16, pp. 757, (1998).
Mizushima, I. et al., “Structural Transformation Using Silicon Surface Migration”, The Surface Science Society of Japan, 19th, pp. 14, (1999).
Tsutomu Sato et al., “A New Substrate Engineering for the Formation of Empty Space in Silicon (ESS) Induced by Silicon Surface Migration”, Apr. 2000, pp. 1-5.
U.S. Appl. No. 09/549,513, by Masaru Kito et al., entitled “Semiconductor Device and Manufacturing Method Thereof”, filed Apr. 14, 2000.
U.S. Appl. No. 09/531,537, by Tsutomu Sato et al., entitled “Semiconductor Device and Manufacturing Method Thereof”, filed Mar. 20, 2000.
U.S. Appl. No. 09/296,669, by Tsutomu Sato et al., entitled “Semiconductor Device and Method of Manufacturing the Same”, filed Apr. 22, 1999.
Matsuo Mie
Mizushima Ichiro
Sato Tsutomu
Takagi Shin-ichi
Tsunashima Yoshitaka
Duy Mai Anh
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Kabushiki Kaisha Toshiba
LandOfFree
Semiconductor substrate having pillars within a closed empty... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor substrate having pillars within a closed empty..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor substrate having pillars within a closed empty... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3548907