Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2006-03-21
2006-03-21
Lane, Jack A. (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S141000, C711S159000
Reexamination Certificate
active
07017008
ABSTRACT:
One embodiment of an apparatus for optimizing data streaming in a computer system between a processor and a system component includes a cache in a system logic device that stores disposable information. The term “disposable information” is defined as information that is meant to be read by a system component only once. Once a particular cache entry containing disposable information is read by a system component, that cache entry may be overwritten. Because disposable information is meant to be read only once, there is no need for the cache to write the information to system memory before overwriting the cache entry.
REFERENCES:
patent: 4197580 (1980-04-01), Chang et al.
patent: 4414644 (1983-11-01), Tayler
patent: 5790137 (1998-08-01), Derby et al.
patent: 6092151 (2000-07-01), Park
patent: 6289434 (2001-09-01), Roy
patent: 0 062 175 (1982-10-01), None
patent: 0 262 301 (1988-04-01), None
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Lane Jack A.
LandOfFree
Method and apparatus for optimizing data streaming in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for optimizing data streaming in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for optimizing data streaming in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3543213