Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-01-24
2006-01-24
Garbowski, Leigh M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
06990643
ABSTRACT:
A method and apparatus for evaluating an integrated circuit design to determine whether elements in the integrated circuit are feedback elements. The apparatus comprises a computer capable of being configured to execute a rules checker program which analyzes information relating to the integrated circuit to determine whether or not an element being evaluated is a feedback element. The rules checker program preferably performs a first routine that determines whether an element being evaluated is a feedback element in a special type of circuit. If the first routine determines that it has not detected the special type of circuit, or special case, the rules checker program begins executing a second routine. If the first routine determines that it has detected a special case, the routine ends. The second routine performs several checks to determine whether or not an element being evaluated is a feedback element. The first and second routines are designed to ensure that the order of the checks maximize efficiency in the manner in which the rules checking task is performed, although the invention is not limited to the particular order.
REFERENCES:
patent: 5734798 (1998-03-01), Allred
patent: 5987237 (1999-11-01), McBride
patent: 6113648 (2000-09-01), Schuelein et al.
patent: 6182268 (2001-01-01), McElvain
Kuhns, “Automating Testability Analysis of Analog Circuits and Systems,” IEEE 1992, pp. 225-231.
J. Vidkjaer, “Identification of Small-Signal Transistor Models,” European Conference on Circuit Theory and Design, 1989, pp. 99-103.
J. W. Gannett, “Extending an FET Layout Verification System to Bipolar Technology,” IEEE 1988 Bipolar Circuit & Technology Meeting, pp. 183-186.
Garbowski Leigh M.
Hewlett--Packard Development Company, L.P.
LandOfFree
Method and apparatus for determining whether an element in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for determining whether an element in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for determining whether an element in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3540110