Static information storage and retrieval – Read/write circuit – Testing
Reexamination Certificate
2006-07-25
2006-07-25
Phung, Anh (Department: 2824)
Static information storage and retrieval
Read/write circuit
Testing
C365S196000
Reexamination Certificate
active
07082068
ABSTRACT:
A semiconductor memory device improves test reliability by suppressing unnecessary leakage component in a USMC test which checks if data is normally transferred by extending a time margin between an active signal input time and a bit line sensing time. The semiconductor memory device includes at least one inner voltage adjusting unit for adjusting an inner voltage for limiting leakage portion that is generated in the semiconductor memory device during the USMC test by using a USMC signal for starting the USMC test and a termination signal for terminating the USMC test. The inner voltage adjusting unit includes a bulk bias voltage adjusting unit for supplying a bulk bias voltage to a cell transistor in the semiconductor memory device.
REFERENCES:
patent: 5544108 (1996-08-01), Thomann
patent: 5949723 (1999-09-01), Clemen et al.
patent: 6330697 (2001-12-01), Clinton et al.
patent: 6623992 (2003-09-01), Haehn et al.
patent: 6864693 (2005-03-01), Kondo et al.
patent: 6906945 (2005-06-01), Madan
patent: 6980476 (2005-12-01), Do
patent: 6996018 (2006-02-01), Yun
patent: 2002-118232 (2002-04-01), None
patent: 2003-167030 (2003-06-01), None
Im Jae-Hyuk
Park Kee-Teok
Hynix / Semiconductor Inc.
McDermott Will & Emery LLP
Phung Anh
LandOfFree
Semiconductor memory device and method for adjusting... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device and method for adjusting..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and method for adjusting... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3531711