FPGA with register-intensive architecture

Details FPGA with register-intensive architecture FPGA with register-intensive architecture

2006-04-11

2006-04-11

Do, Thuan (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07028281

ABSTRACT:
Field programmable gate arrays (FPGA's) may be structured in accordance with the disclosure to have a register-intensive architecture that provides, for each of plural function-spawning LookUp Tables (e.g. a 4-input, base LUT's) within a logic block, a plurality of in-block accessible registers. A register-feeding multiplexer means may be provided for allowing each of the plural registers to equivalently capture and store a result signal output by the corresponding, base LUT of the plural registers. Registerable, primary and secondary feedthroughs may be provided for each base LUT so that locally-acquired input signals of the LUT may be fed-through to the corresponding, in-block registers for register-recovery purposes without fully consuming (wasting) the lookup resources of the associated, base LUT. A multi-stage, input switch matrix (ISM) may be further provided for acquiring and routing input signals from adjacent, block-interconnect lines (AIL's) and/or block-intra-connect lines (e.g., FB's) to the base LUT's and/or their respective, registerable feedthroughs. Techniques are disclosed for utilizing the many in-block registers and/or the registerable feedthroughs and/or the multi-stage ISM's for efficiently implementing various circuit designs by appropriately configuring such register-intensive FPGA's.

REFERENCES:
patent: 5349250 (1994-09-01), New
patent: 5914616 (1999-06-01), Young et al.
patent: 5920202 (1999-07-01), Young et al.
patent: 6097212 (2000-08-01), Agrawal et al.
patent: 6150842 (2000-11-01), Agrawal et al.
patent: 6211695 (2001-04-01), Agrawal et al.
patent: 6380759 (2002-04-01), Agrawal et al.
patent: 6470485 (2002-10-01), Cote et al.
patent: 6759869 (2004-07-01), Young et al.

Affiliated with

Also associated with

Rating

FPGA with register-intensive architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with FPGA with register-intensive architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FPGA with register-intensive architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3526873