Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2006-07-04
2006-07-04
Elmore, Stephen C. (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S149000, C711S163000, C711S173000, C365S189020, C365S189030, C365S189040, C365S230020, C365S230030, C365S230050, C345S519000, C345S545000, C345S567000
Reexamination Certificate
active
07073035
ABSTRACT:
Techniques for increasing bandwidth in port-per-module memory systems having mismatched memory modules are disclosed. In one exemplary embodiment, the techniques are realized through a memory controller for controlling access to a memory module, wherein the memory module has a memory component with a memory core for storing data therein. The memory controller comprises a first set of interface connections for providing access to the memory module, and a second set of interface connections for providing access to the memory module. The memory controller also comprises memory access circuitry for providing memory access signals to the memory module for selecting between a first mode wherein a first portion of the memory core is accessible through the first set of interface connections and a second portion of the memory core is accessible through the second set of interface connections, and a second mode wherein both the first portion and the second portion of the memory core are accessible through the first set of interface connections.
REFERENCES:
patent: 4996005 (1991-02-01), Saito et al.
patent: 5844856 (1998-12-01), Taylor
patent: 5893927 (1999-04-01), Hovis
patent: 6092148 (2000-07-01), Sugita
patent: 6134640 (2000-10-01), Unno et al.
patent: 6138204 (2000-10-01), Amon et al.
patent: 6216248 (2001-04-01), Mc Connell et al.
patent: 6321318 (2001-11-01), Baltz et al.
patent: 6636935 (2003-10-01), Ware et al.
patent: 6769050 (2004-07-01), Ware et al.
patent: 6785782 (2004-08-01), Ware et al.
patent: 6825841 (2004-11-01), Hampel et al.
patent: 6826657 (2004-11-01), Ware et al.
patent: 2004/0230743 (2004-11-01), Ware et al.
Hampel Craig E.
Perego Richard E.
Tsern Ely K.
Ware Frederick A.
Elmore Stephen C.
Hunton & Williams LLP
Rambus Inc.
LandOfFree
Techniques for increasing bandwidth in port-per-module... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Techniques for increasing bandwidth in port-per-module..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Techniques for increasing bandwidth in port-per-module... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3526222