Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2005-08-30
2005-08-30
Padmanabhan, Mano (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S119000, C711S120000, C711S145000
Reexamination Certificate
active
06938128
ABSTRACT:
A processor (500) issues a read request for data. A processor interface (24) initiates a local search for the requested data and also forwards the read request to a memory directory (24) for processing. While the read request is processing, the processor interface (24) can determine if the data is available locally. If so, the data is transferred to the processor (500) for its use. The memory directory (24) processes the read request and generates a read response therefrom. The processor interface (24) receives the read response and determines whether the data was available locally. If so, the read response is discarded. If the data was not available locally, the processor interface (24) provides the read response to the processor (500).
REFERENCES:
patent: 5537569 (1996-07-01), Masubuchi
patent: 5606686 (1997-02-01), Tarui et al.
patent: 5680576 (1997-10-01), Laudon
patent: 5943685 (1999-08-01), Arimilli et al.
patent: 5950226 (1999-09-01), Hagersten et al.
patent: 5963974 (1999-10-01), Arimilli et al.
patent: 6073211 (2000-06-01), Cheng et al.
patent: 6167489 (2000-12-01), Bauman et al.
patent: 6192452 (2001-02-01), Bannister et al.
patent: 6263404 (2001-07-01), Borkenhagen et al.
patent: 6279084 (2001-08-01), VanDoren et al.
patent: 6338122 (2002-01-01), Baumgartner et al.
patent: 6389516 (2002-05-01), Nunez et al.
patent: 6430658 (2002-08-01), Nunez et al.
patent: 6631447 (2003-10-01), Morioka et al.
patent: 6636950 (2003-10-01), Mithal et al.
patent: 6704842 (2004-03-01), Janakiraman et al.
Handy, “The Cache Memory Book”, 1998, Academic Press, 2nd ed. pp. 147-155, 1998.
Huffman William A.
Kuskin Jeffrey S.
Baker & Botts L.L.P.
Silicon Graphics Inc.
LandOfFree
System and method for reducing memory latency during read... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for reducing memory latency during read..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for reducing memory latency during read... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3517997