Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2005-12-06
2005-12-06
Dildine, R. Stephen (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S763000
Reexamination Certificate
active
06973613
ABSTRACT:
A memory controller comprises a check bit encoder circuit and a check/correct circuit. The check bit encoder circuit is coupled to receive a data block to be written to a memory comprising a plurality of memory devices, and is configured to encode the data block with a plurality of check bits to generate an encoded data block. The plurality of check bits are defined to provide at least: (i) detection and correction of a failure of one of the plurality of memory devices; and (ii) detection and correction of a single bit error in the encoded data block following detection of the failure of one of the plurality of memory devices. The check/correct circuit is coupled to receive the encoded data block from the memory and is configured to decode the encoded data block and perform at least the detection of (i) and (ii) on the encoded data block.
REFERENCES:
patent: 4376300 (1983-03-01), Tsang
patent: 4434459 (1984-02-01), Holland et al.
patent: 4584681 (1986-04-01), Singh et al.
patent: 4604751 (1986-08-01), Aichelmann, Jr. et al.
patent: 4617664 (1986-10-01), Aichelmann, Jr. et al.
patent: 5058115 (1991-10-01), Blake et al.
patent: 5077737 (1991-12-01), Leger et al.
patent: 5164944 (1992-11-01), Benton et al.
patent: 5228046 (1993-07-01), Blake et al.
patent: 5233614 (1993-08-01), Singh
patent: 5251219 (1993-10-01), Babb
patent: 5255226 (1993-10-01), Ohno et al.
patent: 5276834 (1994-01-01), Mauritz et al.
patent: 5291496 (1994-03-01), Andaleon et al.
patent: 5463644 (1995-10-01), Rodi et al.
patent: 5490155 (1996-02-01), Abdoo et al.
patent: 5502675 (1996-03-01), Kohno et al.
patent: 5574856 (1996-11-01), Morgan et al.
patent: 5640353 (1997-06-01), Ju
patent: 5682394 (1997-10-01), Blake et al.
patent: 5757823 (1998-05-01), Chen et al.
patent: 5758056 (1998-05-01), Barr
patent: 5812564 (1998-09-01), Bonke et al.
patent: 5822257 (1998-10-01), Ogawa
patent: 5867642 (1999-02-01), Vivio et al.
patent: 5872790 (1999-02-01), Dixon
patent: 5909541 (1999-06-01), Sampson et al.
patent: 5923682 (1999-07-01), Seyyedy
patent: 5928367 (1999-07-01), Nelson et al.
patent: 5953265 (1999-09-01), Walton et al.
patent: 5978952 (1999-11-01), Hayek et al.
patent: 5987628 (1999-11-01), Von Bokern et al.
patent: 6009548 (1999-12-01), Chen et al.
patent: 6018817 (2000-01-01), Chen et al.
patent: 6038680 (2000-03-01), Olarig
patent: 6044483 (2000-03-01), Chen et al.
patent: 6052818 (2000-04-01), Dell et al.
patent: 6065102 (2000-05-01), Peters et al.
patent: 6070255 (2000-05-01), Dell et al.
patent: 6076182 (2000-06-01), Jeddeloh
patent: 6101614 (2000-08-01), Gonzales et al.
patent: 6115828 (2000-09-01), Tsutsumi et al.
patent: 6141789 (2000-10-01), Cypher
patent: 6158025 (2000-12-01), Brisse et al.
patent: 6167495 (2000-12-01), Keeth et al.
patent: 6181614 (2001-01-01), Aipperspach et al.
patent: 6209113 (2001-03-01), Roohparvar
patent: 6223301 (2001-04-01), Santeler et al.
patent: 6233716 (2001-05-01), Cypher
patent: 6233717 (2001-05-01), Choi
patent: 6246616 (2001-06-01), Nagai et al.
patent: 6282686 (2001-08-01), Cypher
patent: 6301680 (2001-10-01), Cypher
patent: 6301780 (2001-10-01), Templeton
patent: 6367046 (2002-04-01), Chapman et al.
patent: 6393597 (2002-05-01), Cypher
patent: 6453440 (2002-09-01), Cypher
patent: 6473880 (2002-10-01), Cypher
patent: 6477682 (2002-11-01), Cypher
patent: 6505305 (2003-01-01), Olarig
patent: 2001/0001158 (2001-05-01), Tetrick
patent: 2003/0093744 (2003-05-01), Leung et al.
patent: 2003/0163777 (2003-08-01), Holt
patent: 2003/0233611 (2003-12-01), Humlicek et al.
Polianskikh, B.; Zilic, Z.; Design and implementation of error detection and correction circuitry for multilevel memory protection; Multiple-Valued Logic, 2002. ISMVL 2002. Proceedings 32nd IEEE International Symposium on; May 5-18, 2002; pp. 89-95.
IBM Technical Disclosure Bulletin, “Memory Chip Failure-Detection Mechanism”, Mar. 1991, vol. 33, No. 10A, XP000110029, pp. 240-242.
Saxena, et al., “Error Detection and Handling in a Superscalar, Speculative Out-of-Order Execution Processor System,” IEEE, 1995, pp. 464-471.
Rolf Johansson, “Two Error-Detecting and Correcting Circuits for Space Applications,” IEEE 1996, pp. 436-439.
IBM Technical Disclosure Bulletin, “Concurrent On-Lin Array Chip Sparing From Scrub-Assisted Fault Data,” Dec. 1991, vol. 34, No. 7A, pp. 16-19.
International Search Report for PCT/US 03/13751, mailed Mar. 5, 2004, 6 pages.
Shu Lin, “Error Control Coding, Fundamentals and Applications,” Prentice-Hall 1983, pp. 503-525 and 532.
C. L. Chen, “Symbol Error Correcting Codes for Memory Applications,” IBM Corporation, IEEE, 1996, pp. 200-207.
IEEE Transactions of Computers, vol. 41, No. 2, Feb. 1992, 5 pages.
Hamada, et al., “A Class of Error Control Codes for Byte Organized Memory Systems -SbEC-(Sb+S)ED Codes-,” IEEE Transactions of Computers, vol. 46, No. 1, Jan. 1997, 5 pages.
Costello, Jr., et al., “Applications of Error-Control Coding,” IEEE Transactions on Information Theory, vol. 44, No. 6, Oct. 1998, pp. 2531-2560.
Ziegler, et al., “Cosmic Ray Soft Error Rates of 16-Mb DRAM Memory Chips,” IEEE Journal of Solid-State Circuits, vol. 33, No. 2, Feb. 1998, pp. 246-252.
Peterson, et al., “Error-Correcting Codes,” Second Edition, The MIT Press, 1972, pp. 357-373.
Dell Computer Corp., David Locklear, “Chipkill Correct Memory Architecture,” Aug. 3, 2000, 3 pages.
Dell, “A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory,” IBM Microelectronics Division, Nov. 1997, pp. 1-23.
“The IBM Eserver pSeries 690, Reliability, Availability, Serviceability (RAS),” IBM Technical White Paper, Sep. 2001, 24 pages.
“Parallel Parity,” http://bbs-koi.uniinc.msk.ru/tech1/1994/er—cont/block.htm, 1994, 1 pg.
“Modulo-2 Arithmetic,” http://bbs-koi.uniinc.msk.ru/tech1/1994/er—cont/modulo.htm, 1994, 1 pg.
“Introduction to Error Control,” http://bbs-koi.uniinc.msk.ru/tech1/1994/er—cont/intro.htm, 1994, 1 pg.
Barker et al. “ASCII Table,” http://www.eng2.uconn.edu/cse/Cour...08W/References/Ref—ASCIITable.html, Feb. 1998, 1 pg.
“Parity & Computing parity,” http://bbs-koi.uniinc.msk.ru/tech1/1994/er—cont/parity.htm, 1994, 2 pgs.
“Error Correction with Hamming Codes,” http://bbs-koi.uniinc.msk.ru/tech1/1994/er—cont/hamming.htm, 1994, 2 pgs.
Barker et al. “Hamming Code, Background Information,” http://www.eng2.unconn.edu/cse/Courses/CSE208W/Hamming/Background.html, Feb. 1998, 3 pgs.
Barker et al., “Hamming Code, Theory,” http://www.eng2.uconn.edu/cse/Courses/CSE208W/Hamming/Theory.html, Mar. 1998, 2 pgs.
“NUMA: Delivering the Next Level of Commodity SMP Performance,” http://199.245.235.23
ewsletters/html/vpoint5.html, 1996, 4 pgs.
Barker et al. “General Definitions,” http://www.eng2.uconn.edu/cse/Cour...8W/References/Ref—Definitions.html, Feb. 1998, 3 pgs.
Barker et al. “Hamming Code, Lab Procedure,” http://www.eng2.uconn.edu/cse/Courses/CSE208W/Hamming/Procedure.html, Jun. 1998, 3 pgs.
Burskirk, “32-Bit-Wide Memory Tolerates Failures,” NT Tech Notes, Oct. 1990, p. 818.
K.A.S. Immink; A Practical Method for Approaching the Channel Capacity of Constrained Channels; Sep. 1997; IEEE Transactions on Information Theory, Vo. 43, No. 5, pp. 1389-1399.
Fujiwara, E.; Kitakami, N.; A Class of Optimal Fixed-Byte Error Protection Codes for Computer Systems; Fault-Tolerant Computing, 1995. FTCS-25. Digest of Papers., Twenty-Fifth International Symposium on Jun. 27-30, 1995; pp. 310-319.
No affiliations
No associations
LandOfFree
Error detection/correction code which detects and corrects... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error detection/correction code which detects and corrects..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error detection/correction code which detects and corrects... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3516498