Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2005-06-21
2005-06-21
Nhu, David (Department: 2818)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
Reexamination Certificate
active
06908850
ABSTRACT:
A structure and method are provided for fabricating a field effect transistor (FET) having a metal gate structure. A metal gate structure is formed in an opening within a dielectric region formerly occupied by a sacrificial gate. The metal gate structure includes a first layer contacting a gate dielectric formed over a semiconductor region of a substrate. The first layer includes a material selected from the group consisting of metals and metal compounds. The gate further includes a silicide formed over the first layer. The FET further includes a source region and a drain region formed on opposite sides of the gate, the source and drain regions being silicided after the first layer of the gate is formed.
REFERENCES:
patent: 5863823 (1999-01-01), Burgener
patent: 6033963 (2000-03-01), Huang et al.
patent: 6074915 (2000-06-01), Chen et al.
patent: 6090648 (2000-07-01), Reedy et al.
patent: 6300206 (2001-10-01), Fukada et al.
patent: 6417046 (2002-07-01), Ho et al.
patent: 6492694 (2002-12-01), Nobel et al.
patent: 6528362 (2003-03-01), Besser et al.
patent: 6534352 (2003-03-01), Kim
patent: 6544827 (2003-04-01), Abiko
patent: 6589866 (2003-07-01), Besser et al.
patent: 2003/0122202 (2003-07-01), Kwon
S.B. Samavedam et al., “Silicon Materials—Processing, Characterization and Reliability Symposium,”Mater. Res. Soc. Proc., vol. 716, 2002, pp. 85-90.
K. T. Nishinohara et al., “Regular Papers Short Notes & Review Papers”Japan Jnl. App. Phys. Ltrs, pt 1, v. 40, 2001, pp. 2603-2606.
F. F. Zhao et al., “Silicon Materials—Processing, Characterization and Reliability Symposium,”Mater. Res. Soc. Proc., vol. 716, 2002, pp. 41-46.
W. T. Liaw et al., “Letters”Japan Jnl. App. Phys. Ltrs, pt 2, v. 36, n. 2A, 1997, pp. L89-L92.
Doris Bruce B.
Zhu Huilong
International Business Machines - Corporation
Neff Daryl K.
Nhu David
Schnurmann H. Daniel
LandOfFree
Structure and method for silicided metal gate transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure and method for silicided metal gate transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and method for silicided metal gate transistors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3516035