Electrical computers and digital processing systems: memory – Addressing combined with specific memory configuration or... – For multiple memory modules
Reexamination Certificate
2005-06-07
2005-06-07
Anderson, Matthew (Department: 2186)
Electrical computers and digital processing systems: memory
Addressing combined with specific memory configuration or...
For multiple memory modules
C711S004000, C711S114000, C711S161000, C711S162000, C711S200000, C711S203000, C711S209000
Reexamination Certificate
active
06904490
ABSTRACT:
A processor contains a move engine and mapping engine that transparently reconfigure physical memory to accomplish addition, subtraction, or replacement of a memory module. A mapping engine register stores FROM and TO real addresses that enable the engines to virtualize the physical address of the memory module being reconfigured and provide the reconfiguration in real-time through the use of hardware functionality and not software. Using the FROM and TO real addresses to select a source and a target, the move engine copies the contents of the memory module to be removed or reconfigured into the remaining or inserted memory module. Then, the real address associated with the reconfigured memory module is re-assigned to the memory module receiving the copied contents, thereby creating a virtualized physical mapping from the addressable real address space being utilized by the operating system into a virtual physical address space. During the process of moving the memory contents, the mapping engine maps Write memory requests addressed to the real address space currently associated with the reconfigured memory module to both the FROM and TO real address space. As will be appreciated, a memory module can be inserted, removed or replaced in physical memory without the operating system having to direct and control the reconfiguration of physical memory to accomplish the physical memory change.
REFERENCES:
patent: 5404479 (1995-04-01), Yamamoto
patent: 5615352 (1997-03-01), Jacobson et al.
patent: 5819310 (1998-10-01), Vishlitzky et al.
patent: 5926836 (1999-07-01), Blumenau
patent: 6044445 (2000-03-01), Tsuda et al.
patent: 6141729 (2000-10-01), Ishida et al.
patent: 6223269 (2001-04-01), Blumenau
patent: 6243790 (2001-06-01), Yorimitsu
patent: 6269431 (2001-07-01), Dunham
patent: 6282610 (2001-08-01), Bergsten
patent: 6341341 (2002-01-01), Grummon et al.
patent: 6356991 (2002-03-01), Bauman et al.
patent: 6434681 (2002-08-01), Armangau
patent: 6442649 (2002-08-01), Anderson
patent: 6442650 (2002-08-01), Bachmat et al.
patent: 6457139 (2002-09-01), D'Errico et al.
patent: 6473847 (2002-10-01), Kamiya
patent: 6662289 (2003-12-01), Ang
patent: 6665787 (2003-12-01), Franaszek et al.
Arimilli Ravi Kumar
Dodson John Steven
Ghai Sanjeev
Wright Kenneth Lee
Anderson Matthew
Dillon & Yudell LLP
International Business Machines - Corporation
Li Zhuo H.
Salys Casimer K.
LandOfFree
Method and system of managing virtualized physical memory in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system of managing virtualized physical memory in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system of managing virtualized physical memory in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3515120