Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2005-08-23
2005-08-23
Flynn, Nathan J. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S316000, C257S314000
Reexamination Certificate
active
06933556
ABSTRACT:
A semiconductor memory comprises: a first conductivity type semiconductor substrate and one or more memory cells each constituted of an island-like semiconductor layer having a recess on a sidewall thereof, a charge storage layer formed to entirely or partially encircle a sidewall of the island-like semiconductor layer, and a control gate formed on the charge storage layer, wherein at least one charge storage layer of said one or more memory cells is partially situated within the recess formed on the sidewall of the island-like semiconductor layer.
REFERENCES:
patent: 5617351 (1997-04-01), Bertin et al.
patent: 5828602 (1998-10-01), Wong
patent: 5929477 (1999-07-01), McAllister Burns, Jr. et al.
patent: 5990509 (1999-11-01), Burns, Jr. et al.
patent: 6069041 (2000-05-01), Tanigami et al.
patent: 6107670 (2000-08-01), Masuda
patent: 6114767 (2000-09-01), Nagai et al.
patent: 6157061 (2000-12-01), Kawata
patent: 6387757 (2002-05-01), Chu et al.
patent: 6433382 (2002-08-01), Orlowski et al.
patent: 6483136 (2002-11-01), Yoshida et al.
patent: 6501125 (2002-12-01), Kobayashi
patent: 6593231 (2003-07-01), Endoh et al.
patent: 2002/0036308 (2002-03-01), Endoh et al.
patent: 2002/0154556 (2002-10-01), Endoh et al.
patent: 2002/0197868 (2002-12-01), Endoh et al.
patent: 8-162547 (1996-06-01), None
patent: 2877462 (1999-01-01), None
“Performance of the 3-D Pencil Flash EPROM Cell and Memory Array”, Pein et al., XP000582412 IEEE Transactions, Nov. 1995, No. 11, pp. 1982-1991.
Endoh Tetsuo
Masuoka Fujio
Takeuchi Noboru
Tanigami Takuji
Yokoyama Takashi
Masuoka Fujio
Nixon & Vanderhye P.C.
Quinto Kevin
Sharp Kabushiki Kaisha
LandOfFree
Semiconductor memory with gate at least partially located in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory with gate at least partially located in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory with gate at least partially located in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3506275