Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2005-12-06
2005-12-06
Nguyen, T (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S154000, C711S155000, C711S101000, C711S102000
Reexamination Certificate
active
06973531
ABSTRACT:
Methods and apparatus for performing wear leveling in a non-volatile memory system are disclosed. According to one aspect of the present invention, a method for processing elements included in a non-volatile memory of a memory system includes obtaining erase counts associated with a plurality of erased elements. Each element included in the plurality of elements has an associated erase count that indicates a number of times the element has been erased. The method also includes grouping a number of erased elements included in the plurality of elements into a first set, and storing the erase counts associated with the first set in a memory component of the memory system. Grouping the number of elements into the first set typically includes selecting erased elements included in the plurality of elements which have the highest associated erase counts of the erase counts associated with the plurality of elements.
REFERENCES:
patent: 5222109 (1993-06-01), Pricer
patent: 5297148 (1994-03-01), Harari et al.
patent: 5388083 (1995-02-01), Assar et al.
patent: 5438573 (1995-08-01), Mangan et al.
patent: 5485595 (1996-01-01), Assar et al.
patent: 5568423 (1996-10-01), Jou et al.
patent: 5568439 (1996-10-01), Harari
patent: 5598370 (1997-01-01), Niijima et al.
patent: 5737742 (1998-04-01), Achiwa et al.
patent: 5832493 (1998-11-01), Marshall et al.
patent: 5835935 (1998-11-01), Estakhri et al.
patent: 5845313 (1998-12-01), Estakhri et al.
patent: 5860082 (1999-01-01), Smith et al.
patent: 5907856 (1999-05-01), Estakhri et al.
patent: 5924113 (1999-07-01), Estakhri et al.
patent: 5930193 (1999-07-01), Achiwa et al.
patent: 5956473 (1999-09-01), Ma et al.
patent: 5963473 (1999-10-01), Norman
patent: 6016275 (2000-01-01), Han
patent: 6081447 (2000-06-01), Lofgren et al.
patent: 6115785 (2000-09-01), Estakhri et al.
patent: 6125435 (2000-09-01), Estakhri et al.
patent: 6230233 (2001-05-01), Lofgren et al.
patent: 6260156 (2001-07-01), Garvin et al.
patent: 6426893 (2002-07-01), Conley et al.
patent: 6732221 (2004-05-01), Ban
patent: 62-283496 (1987-12-01), None
patent: 62-283497 (1987-12-01), None
Kim, Jesung et al., “A Space-Efficient Flash Translation Layer for Compactflash Systems”, IEEE Transactions on Consumer Electronics, vol. 48, No. 2, May 2002.
Chang Robert C.
Qawami Bahman
Sabet-Sharghi Farshid
Anderson Levine & Lintel
Nguyen T
SanDisk Corporation
LandOfFree
Tracking the most frequently erased blocks in non-volatile... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Tracking the most frequently erased blocks in non-volatile..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tracking the most frequently erased blocks in non-volatile... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3505951