Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2005-06-14
2005-06-14
Quach, T. N. (Department: 2814)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
43, 43, 43
Reexamination Certificate
active
06905953
ABSTRACT:
A method for applying a passivation layer selectively on an exposed silicon surface from a liquid phase solution supersaturated in silicon dioxide. The immersion is conducted at substantially atmospheric temperature and pressure and achieves an effective passivation layer in an abbreviated immersion time, and without subsequent heat treatment. In one embodiment, rapid coating of a wafer back side with silicon dioxide permits the use of a high-speed electroless process for plating the bond pad with a solder-enhancing material. In another embodiment, the walls of via holes and microvia holes in a silicon body may be passivated by immersion in the supersaturated solution prior to plugging the holes with conductive material.
REFERENCES:
patent: 4599792 (1986-07-01), Cade et al.
patent: 5192714 (1993-03-01), Suguro et al.
patent: 5256593 (1993-10-01), Iwai
patent: 5365112 (1994-11-01), Oshima
patent: 5395645 (1995-03-01), Kodera et al.
patent: 5429956 (1995-07-01), Shell et al.
patent: 5516721 (1996-05-01), Galli et al.
patent: 5683946 (1997-11-01), Lu et al.
patent: 5776829 (1998-07-01), Homma et al.
patent: 6022814 (2000-02-01), Mikoshiba et al.
patent: 6045877 (2000-04-01), Gleason et al.
patent: 6130116 (2000-10-01), Smith et al.
patent: 6174824 (2001-01-01), Michael et al.
patent: 6197110 (2001-03-01), Lee et al.
patent: 6251753 (2001-06-01), Yeh et al.
patent: 6294832 (2001-09-01), Yeh et al.
patent: 6335224 (2002-01-01), Peterson et al.
patent: 6399494 (2002-06-01), Nagata
patent: 6593221 (2003-07-01), Lindgren
patent: 6671947 (2004-01-01), Bohr
Schreiber, S.J. et al., “Low Temperature Deposition of Microcrystalline Silicon For Thin Film Transistors,” CUED Electronic Devices and Materials Group, http://www2.eng.cam.ac.uk/—www-edm/projects/lowtempdep/1.htm, prior to Sep 2000, 2 pages.
Niskanen, Sampo, “Development of Liquid Phase Deposition of Zirconium Oxide and Comparison to Silicon Dioxide,” http://sampo.rdx.net/LPD/lpd.html, Nov. 19, 2000, 15 pages.
Niskanen, Antti J., “Liquid Phase Deposition of Silicon Dioxide,” http::// . . . /Liquid_Silicon_Dioxide.htm+liquid+phase+Silicon+Dioxide+deposition&hl=en&start=, prior to Nov 2002, 2 pages. (cache of http://www.hut.fi/Units/Electron/projects2000/Liquid Silicon Dioxide.htm
Yeh, Ching-Fa et al., “Properties of Silicon Exide Prepared by Liquid-Phase Deposition,” Mar 26 1999, 1 page. http.//www.aps.org/meet/CENT99/BAPS/abs/S8880007:html.
Quach T. N.
TraskBritt
LandOfFree
Selective passivation of exposed silicon does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selective passivation of exposed silicon, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective passivation of exposed silicon will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3505564