Semiconductor device and method of fabricating the same

Details Semiconductor device and method of fabricating the same Semiconductor device and method of fabricating the same

2005-12-06

2005-12-06

Booth, Richard A. (Department: 2812)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

Reexamination Certificate

active

06972456

ABSTRACT:
A semiconductor device having a memory region formed of non-volatile memory devices arranged in a matrix of a plurality of rows and columns. Each non-volatile memory device has a word gate formed above a semiconductor layer with a gate insulating layer interposed, an impurity layer formed in the semiconductor layer to form a source region or a drain region, and control gates formed in the form of side walls formed along both side surfaces of the word gate. Each control gate includes a first control gate and a second control gate in mutual contact, where the first and second control gates are respectively formed on charge accumulation layers of different thicknesses.

REFERENCES:
patent: 4997781 (1991-03-01), Tigelaar
patent: 5408115 (1995-04-01), Chang
patent: 5422504 (1995-06-01), Chang et al.
patent: 5494838 (1996-02-01), Chang et al.
patent: 5969383 (1999-10-01), Chang et al.
patent: 6177318 (2001-01-01), Ogura et al.
patent: 6248633 (2001-06-01), Ogura et al.
patent: 6255166 (2001-07-01), Ogura et al.
patent: 6413821 (2002-07-01), Ebina et al.
patent: 6518124 (2003-02-01), Ebina et al.
patent: 6531350 (2003-03-01), Satoh et al.
patent: 6627491 (2003-09-01), Ebina et al.
patent: 6656794 (2003-12-01), Shibata
patent: 6664155 (2003-12-01), Kasuya
patent: 6809374 (2004-10-01), Takamura
patent: 2002/0100929 (2002-08-01), Ebina et al.
patent: 2002/0127805 (2002-09-01), Ebina et al.
patent: 2003/0057505 (2003-03-01), Ebina et al.
patent: 2003/0058705 (2003-03-01), Ebina et al.
patent: 2003/0060011 (2003-03-01), Ebina et al.
patent: 2003/0157767 (2003-08-01), Kasuya
patent: 2003/0166321 (2003-09-01), Kasuya
patent: 2003/0166322 (2003-09-01), Kasuya
patent: 2003/0190805 (2003-10-01), Inoue
patent: 2003/0211691 (2003-11-01), Ueda
patent: A 7-161851 (1995-06-01), None
patent: B1 2978477 (1999-09-01), None
patent: A 2001-156188 (2001-06-01), None
U.S. Appl. No. 10/689,987, filed Oct. 22, 2003, Kasuya.
U.S. Appl. No. 10/636,581, filed Aug. 8, 2003, Yamamukai.
U.S. Appl. No. 10/636,582, filed Aug. 8, 2003, Inoue.
U.S. Appl. No. 10/614,985, filed Jul. 9, 2003, Inoue.
U.S. Appl. No. 10/690,025, filed Oct. 22, 2003, Kasuya.
U.S. Appl. No. 10/689,990, filed Oct. 22, 2003, Kasuya.
U.S. Appl. No. 10/689,993, filed Oct. 22, 2003, Kasuya.
Yutaka Hayashi et al. “Twin MONOS Cell with Dual Control Gates” 2000 Symposium on VLSI Technology Digest of Technical Papers.
Kuo-Tung Chang et al. “A New SONOS Memory Using Source-Side Injection for Programming” IEEE Electron Device Letters, vol. 19, No. 7, Jul. 1998.
Wei-Ming Chen et al. “A Novel Flash Memory Device with Split Gate Source Side Injection and OnO Charge Storage Stack (SPIN)” 1997 Symposium on VLSI Technology Digest of Technical Papers.

Affiliated with

Also associated with

Rating

Semiconductor device and method of fabricating the same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device and method of fabricating the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method of fabricating the same will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3499052