Method and apparatus for universal program controlled bus...

Details Method and apparatus for universal program controlled bus... Method and apparatus for universal program controlled bus...

Filed on

2005-12-13

Date issued

2005-12-13

Examiner

Tan, Vibol (Department: 2819)

Patent Class

Electronic digital logic circuitry

SubClass

Multifunctional or programmable

SubSubClass

Array

Other Related Categories

C326S038000, C326S039000

Type

Reexamination Certificate

Status

active

Patent number

06975138

Description

ABSTRACT:
A programmable logic device is described having an internal three-statable bus and a plurality of driving elements coupled to the internal three-statable bus. Each of the driving elements is operable to drive the internal three-statable bus. The programmable logic device also includes a plurality of interface logic circuits with each of the plurality of interface logic circuits coupled to a different one of the plurality of driving elements. Each interface logic circuit is operable to determine whether the internal three-statable bus is being driven and the interface logic circuits are collectively operable to prevent contention of signals on the internal three-statable bus.

REFERENCES:
patent: 4020469 (1977-04-01), Manning
patent: 4661901 (1987-04-01), Veneski
patent: 4684830 (1987-08-01), Tsui et al.
patent: 4700187 (1987-10-01), Furtek
patent: 4720780 (1988-01-01), Dolecek
patent: 4736333 (1988-04-01), Mead et al.
patent: 4847612 (1989-07-01), Kaplinsky
patent: 4870302 (1989-09-01), Freeman
patent: 4918440 (1990-04-01), Furtek
patent: 4935734 (1990-06-01), Austin
patent: 4992680 (1991-02-01), Benedetti et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5204556 (1993-04-01), Shankar
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5221865 (1993-06-01), Phillips et al.
patent: 5243238 (1993-09-01), Kean
patent: 5256918 (1993-10-01), Suzuki
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5296759 (1994-03-01), Sutherland et al.
patent: 5298805 (1994-03-01), Garverick et al.
patent: 5329470 (1994-07-01), Sample et al.
patent: 5349691 (1994-09-01), Harrison et al.
patent: 5369314 (1994-11-01), Patel et al.
patent: 5376844 (1994-12-01), Pedersen et al.
patent: 5396126 (1995-03-01), Britton et al.
patent: 5406525 (1995-04-01), Nicholes
patent: 5444394 (1995-08-01), Watson et al.
patent: 5455525 (1995-10-01), Ho et al.
patent: 5457410 (1995-10-01), Ting
patent: 5469003 (1995-11-01), Kean
patent: 5477067 (1995-12-01), Isomura et al.
patent: 5504440 (1996-04-01), Sasaki
patent: 5506517 (1996-04-01), Tsui et al.
patent: 5519629 (1996-05-01), Snider
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5552722 (1996-09-01), Kean
patent: 5572148 (1996-11-01), Lytle et al.
patent: 5581199 (1996-12-01), Pierce et al.
patent: 5581767 (1996-12-01), Katsuki et al.
patent: 5612631 (1997-03-01), Agrawal et al.
patent: 5773994 (1998-06-01), Jones
patent: 5815004 (1998-09-01), Trimberger et al.
patent: 5825202 (1998-10-01), Tavana et al.
patent: 5835405 (1998-11-01), Tsui et al.
patent: 5894228 (1999-04-01), Reddy et al.
patent: 5894565 (1999-04-01), Furtek et al.
patent: 5903165 (1999-05-01), Jones et al.
patent: 5905655 (1999-05-01), Deeley
patent: 5969543 (1999-10-01), Erickson et al.
patent: 6034547 (2000-03-01), Pani et al.
patent: 6167559 (2000-12-01), Furtek et al.
patent: 6246259 (2001-06-01), Zaliznyak et al.
patent: 6496887 (2002-12-01), Plants
patent: 0415542 (1991-03-01), None
patent: 0630115 (1994-12-01), None
patent: 2180382 (1987-03-01), None
patent: 2295738 (1996-06-01), None
patent: WO92/08286 (1992-05-01), None
patent: WO94/10754 (1994-05-01), None
patent: WO94/28475 (1994-12-01), None
patent: WO95/04404 (1995-02-01), None
patent: WO96/05964 (1996-02-01), None
patent: WO96/35261 (1996-11-01), None
Richard Cliff et al., “A Dual Granularity and Globally Interconnected Architecture for a Programmable Logic Device”, Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, May 1993, pp. 7.3.1-7.3.5.
Altera Corporation, Data Sheet, “Flex EPF81188 12,000-Gate Programmable Logic Device”, Sep. 1992, Version 1.
Minnick, R.C, “A Survey of Microcellular Research”, Journal of the Association for Computing Machinery, vol. 14, No. 2, Apr. 1967, pp. 203-241.
Shoup, R.G., “Programmable Cellular Logic Arrays”, Ph.D. dissertation, Carnegie-Mellon University, Pittsburgh, PA, Mar. 1970—Partial.
Spandorfer, L.M., “Synthesis of Logic Fucntions on an Array of Integrated Circuits”, UNIVAC, Division of Sperry Rand Corporation, Blue Bell, PA, Contract AF 19 (628)2907, AFCRL 66-298, Project No. 464504, Nov. 30, 1965.
Ping-Tsung Wang et al., “A High Performance FPGA with Hierarchical Interconnection Structure”, Institute of Electrical and Electronic Engineers, pp. 239-242, May 30, 1994.
Motorola Product Brief, “MPA10XX Field Programmable Gate Arrays”, 4 pages total, Sep. 27, 1993.
Krambeck, R.H. “ORCA: A High Performance, Easy to Use SRAM Based Architecture”, Wescon '93 record, pp. 310-320, Sep. 20-30, 1993.
Buffoli et al., “Dynamically Reconfigurable Devices used to Implement a Self-Tuning, High Performance PID Controller”, IEEE 1989, pp. 107-112.
Devadas, S., “Boolean Decomposition of Programmable Logic Arrays”, IEEE 1988, pp. 2.5.1-2.5.5.
Vidal, J., “Implementing Neural Nets with Programmable Logic”, IEEE 1988, pp. 50-53.
Yachyang Sun et al., “An Area Minimizer for Floorplans with L-Shaped Regions”, 1992, Int'l. Conference on Computer Design, pp. 383-386.
Atmel Corporation, “Field Programmable Gate Arrays—AT6000 Series”, 1993.
Sinan Kaptanoglu et al., “A New High Density and Very Low Cost Reprogrammable FPGA Architecture”, 10 pages, no date.
Dave Bursky, “Fine-Grain FPGA Architecture Uses Four Levels of Configuration Hierarchy”, Electronic Design, pp. 33-34, Oct. 1, 1993.
Dick L. Liu et al., “Design of Large Embedded CMOS PLA's for Built-In Self-Test”, IEEE 1988, pp. 50-53.
Xilinx, “The Programmable Gate Array Data Book”, 1992.
F. Zlotnick et al., A High Performance Fine-Grained Approach to SRAM based FPGAs, Wescon '93 Record, pp. 321-326, Sep. 28-30, 1993.
Barry K. Britton et al., “Optimized Reconfigurable Cell Array Architecture for High Performance Field Programmable Gate Arrays”, Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, May 1993, pp. 7.2.1-7.2.5.

Affiliated with

Also associated with

Rating

Method and apparatus for universal program controlled bus... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for universal program controlled bus..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for universal program controlled bus... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3495694