Method and apparatus for connecting a massively parallel...

Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C712S011000, C712S014000

Reexamination Certificate

active

06912626

ABSTRACT:
A method and apparatus for connecting the processor array of an MPP array to a memory such that data conversion by software is not necessary, and the data can be directly stored in either a normal mode or vertical mode in the memory is disclosed. A connection circuit is provided in which multiple PEs share their connections to multiple data bits in the memory array. Each PE is associated with a plurality of memory buffer registers, which stores data read from (or to be written to) one or two memory data bits. In horizontal (normal) mode connection the memory bits are selected so that all the bits of a given byte are stored in the same PE, i.e., each set of buffer registers associated with a respective PE contains one byte as seen by an external device. In vertical (bit serial) mode, each set of buffer registers contains the successive bits at successive locations in the memory corresponding to that PEs position in the memory word. The selection is achieved utilizing a multiplexer on the input to the register and a pair of tri-state drivers which drive each data line.

REFERENCES:
patent: 4321694 (1982-03-01), Panigrahi et al.
patent: 4380046 (1983-04-01), Frosch et al.
patent: 5038386 (1991-08-01), Li
patent: 5148547 (1992-09-01), Kahle et al.
patent: 5157785 (1992-10-01), Jackson et al.
patent: 5243699 (1993-09-01), Nickolls et al.
patent: 5247613 (1993-09-01), Bromley
patent: 5473577 (1995-12-01), Miyake et al.
patent: 5579267 (1996-11-01), Koshikawa
patent: 5581773 (1996-12-01), Glover
patent: 5638533 (1997-06-01), Law
patent: 5727229 (1998-03-01), Kan et al.
patent: 5963746 (1999-10-01), Barker et al.
patent: 6061367 (2000-05-01), Siemers
Michael J. Flynn, “Very High-Speed Computing Systems,” Proceedings of the IEEE, vol. 54, No. 12, Dec. 1966, pp. 1901-1909.
Norman Margolus, “An Embedded DRAM Architecture for Large-Scale Spatial-Lattice Computations,” Computer Architecture News Conference, vol. 28, No. 2, May 2000; pp. 149-160.
FUZION 150 Product Overview, PixelFusion Ltd, PFL/004/99 v2. Revised Jan. 2000.
Gamma II Plus Technical Overview (visited Jul., 2000) <http://www.cppus.com/techoverview.pdf>.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for connecting a massively parallel... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for connecting a massively parallel..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for connecting a massively parallel... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3491385

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.