Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2005-02-15
2005-02-15
Kim, Hong (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S219000, C377S034000, C377S054000, C710S057000, C365S221000, C341S098000, C713S400000
Reexamination Certificate
active
06857043
ABSTRACT:
First-in/first-out (“FIFO”) memory circuitry includes first and second Gray-code-based counters for respectively counting write and read clock signals. A Gray code subtractor subtracts from one another the counts output by the counters. Shift register circuitry shifts in successive data words in synchronism with the write clock signal. The shift register circuitry includes selection circuitry configured to select one of the data words based on a Gray code decoding of information from the subtractor. Circuitry may also be included to monitor the information from the subtractor to detect full or empty conditions of the shift register circuitry.
REFERENCES:
patent: 4833651 (1989-05-01), Seltzer et al.
patent: 5084841 (1992-01-01), Williams et al.
patent: 5212652 (1993-05-01), Agrawal et al.
patent: 5343406 (1994-08-01), Freeman et al.
patent: 5352940 (1994-10-01), Watson
patent: 5414377 (1995-05-01), Freidin
patent: 5426756 (1995-06-01), Shyi et al.
patent: 5432719 (1995-07-01), Freeman et al.
patent: 5488316 (1996-01-01), Freeman et al.
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5555524 (1996-09-01), Castellano
patent: 5566123 (1996-10-01), Freidin et al.
patent: 5572148 (1996-11-01), Lytle et al.
patent: 5631577 (1997-05-01), Freidin et al.
patent: 5648732 (1997-07-01), Duncan
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5758192 (1998-05-01), Alfke
patent: 5809521 (1998-09-01), Steinmetz et al.
patent: 5889413 (1999-03-01), Bauer
patent: 5898893 (1999-04-01), Alfke
patent: 5926036 (1999-07-01), Cliff et al.
patent: 6049223 (2000-04-01), Lytle et al.
patent: 6101329 (2000-08-01), Graef
patent: 6263410 (2001-07-01), Kao et al.
patent: 6304936 (2001-10-01), Sherlock
patent: 6314154 (2001-11-01), Pontius
patent: 6337893 (2002-01-01), Pontius
patent: 6411124 (2002-06-01), Lee et al.
patent: 6434642 (2002-08-01), Camilleri et al.
M. Morris Mano, Computer System Architecture, Prentice Hall, Inc., 1976, pp 97-98.*
U.S. Appl. No. 09/007,718, filed Jan. 15, 1998, Zaveri et al.*
U.S. Appl. No. 09/266,235, filed Mar. 10, 1999, Jefferson et al.*
P. Chow et al., “A 1.2μ m CMOS FPGA using Cascaded Logic Blocks and Segmented Routing”,FPGAs, Chapter 3.2, pp. 91-102, W.R. Moore and W. Luk (eds.), Abingdon EE&CS Books, Abingdon, (UK), 1991.
L. Mintzer, “FIR Filters with the Xilinx FPGA”, FPGA '92 #129-#134.
“Optimized Reconfigurable Cell Array (ORCA) Series Field-Programmable Gate Arrays”, Advance Data Sheet, AT&T Microelectronics, Feb. 1993, pp. 1-36 and 65-87.
The Programmable Logic Data Book, 1994, Xilinx Inc., San Jose, CA, cover pages and pp. 2-5 through 2-102 (“XC4000 Logic Cell Array Families”).
B. Klein, “Use LFSRs to Build Fast FPGA-Based Counters”, Electronic Design, Mar. 21, 1994, pp. 87, 88, 90, 94, 96, 97, and 100.
A. DeHon, “Reconfigurable Architectures for General-Purpose Computing”, M.I.T. Ph.D. thesis, Sep. 1996.
R. Iwanczuk, “Using the XC4000 RAM Capability”, XAPP 031.000, Xilinx, Inc., San Jose, CA.
J.R. Hauser et al., “Garp: A MIPS Processor with a Reconfigurable Coprocessor”, 0-8186-8159-4/97 $10.00 © 1997 IEEE, pp. 12-21.
A. Ohta et al., “New FPGA Architecture for Bit-Serial Pipline Datapath”, 0-8186-8900-5/98 $10.00 © 1998 IEEE, pp. 58-67.
“XC4000E and XC4000X Series Field Programmable Gate Arrays; Product Specification”, May, 14, 1999 (Version 1.6), Xilinx Inc., San Jose, CA, pp. 6-5 through 6-72.
“Flex 10K Embedded Programmable Logic Family”, Data Sheet, Jun. 1999, ver. 4.01, Altera Corporation, San Jose, CA, pp. 1-137.
“Flex 10KE Embedded Programmable Logic Family”, Data Sheet, Aug. 1999, ver. 2.02, Altera Corporation, San Jose, CA, pp. 1-120.
“XC4000XLA/XV Field Programmable Gate Arrays; Product Specification”, DS015 (v1.3) Oct. 18, 1999, Xilinx Inc., San Jose, CA, pp. 6-157 through 6-170.
“Triscend E5 Configurable System-on-Chip Family”, Triscend Corporation, Jan. 2000 (Version 1.00) Product Description, cover page and pp. 25-28.
“Apex 20K Programmable Logic Device Family”, Data Sheet, Mar. 2000, ver. 2.06, Altera Corporation, San Jose, CA, pp. 1-208.
“Virtex 2.5V Field Programmable Gate Arrays”, DS003 (v. 2.0), Preliminary Product Specification, Mar. 9, 2000, Xilinx, Inc., San Jose, CA, pp. 1-72.
“Virtex™-E 1.8V Extended Memory Field Programmable Gate Arrays”, DS025 (v1.0) Mar. 23, 2000, Advance Product Specification, Xilinx Inc., San Jose, CA, pp. 1 and 6.
Cliff Richard G.
Johnson Brian
Lee Andy L.
Altera Corporation
Fish & Neave LLP
Kim Hong
LandOfFree
Shift register implementations of first-in/first-out... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Shift register implementations of first-in/first-out..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shift register implementations of first-in/first-out... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3486063