Method of electroless introduction of interconnect structures

Details Method of electroless introduction of interconnect structures Method of electroless introduction of interconnect structures

2005-12-20

2005-12-20

Nguyen, Tuan H. (Department: 2813)

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

To form ohmic contact to semiconductive material

C438S638000

Reexamination Certificate

active

06977224

ABSTRACT:
A method comprising introducing an interconnect structure in an opening through a dielectric over a contact point, and introducing a conductive shunt material through a chemically-induced oxidation-reduction reaction. A method comprising introducing an interconnect structure in an opening through a dielectric over a contact point, introducing a conductive shunt material having an oxidation number over an exposed surface of the interconnect structure, and reducing the oxidation number of the shunt. An apparatus comprising a substrate comprising a device having contact point, a dielectric layer overlying the device with an opening to the contact point, and an interconnect structure disposed in the opening comprising an interconnect material and a different conductive shunt material.

REFERENCES:
patent: 4574094 (1986-03-01), DeLuca et al.
patent: 4574095 (1986-03-01), Baum et al.
patent: 4789648 (1988-12-01), Chow et al.
patent: 4894260 (1990-01-01), Kumasaka et al.
patent: 4985750 (1991-01-01), Hoshino
patent: 5012058 (1991-04-01), Smith, deceased
patent: 5151168 (1992-09-01), Gilton et al.
patent: 5240497 (1993-08-01), Shacham et al.
patent: 5612254 (1997-03-01), Mu et al.
patent: 5674787 (1997-10-01), Zhao et al.
patent: 5695810 (1997-12-01), Dubin et al.
patent: 5719759 (1998-02-01), Wagner et al.
patent: 5739579 (1998-04-01), Chiang et al.
patent: 5891513 (1999-04-01), Dubin et al.
patent: 6100184 (2000-08-01), Zhao et al.
patent: 6151232 (2000-11-01), Furuhashi et al.
patent: 6153935 (2000-11-01), Edelstein et al.
patent: 6169024 (2001-01-01), Hussein
patent: 6174812 (2001-01-01), Hsiung et al.
patent: 6197688 (2001-03-01), Simpson
patent: 6207556 (2001-03-01), Hsu
patent: 6258707 (2001-07-01), Uzoh
patent: 6310019 (2001-10-01), Kakizawa et al.
patent: 6316359 (2001-11-01), Simpson
patent: 6342733 (2002-01-01), Hu et al.
patent: 6350687 (2002-02-01), Avanzino et al.
patent: 6358832 (2002-03-01), Edelstein et al.
patent: 6441492 (2002-08-01), Cunningham
patent: 6537902 (2003-03-01), Orita
patent: 6605874 (2003-08-01), Leu et al.
patent: 6680540 (2004-01-01), Nakano et al.
patent: 2001/0030366 (2001-10-01), Nakano et al.
patent: 2001/0055873 (2001-12-01), Watanabe et al.
patent: 2002/0027261 (2002-03-01), Besser et al.
patent: 2002/0079589 (2002-06-01), Gayet et al.
patent: 2003/0148618 (2003-08-01), Parikh
patent: 1022770 (2000-07-01), None
patent: 62-270778 (1987-11-01), None
patent: 11-146655 (1999-05-01), None
patent: 11288940 (1999-10-01), None
patent: 2000-197368 (2000-07-01), None
patent: WO-03094209 (2003-11-01), None
Lopatin, S.D., et al., “Thin Electroless Barrier for Copper Films,” Proceedings of the SPIE, vol. 3508, Bellingham, VA, Sept. 23, 1998, pp. 65-67.
Sambucetti, C.J., et al., “Electroless Deposition of Thin Alloys Layers for Metal Passivation and Solder Barriers,” Electrochemical Society Proceedings, Pennington, NJ, Aug. 31, 1997, pp. 336-345.
Brusic, “Copper Corrosion With and Without Inhibitors,” J. Electrochem. Soc., vol. 138, No. 8, pp. 2253-2258 (Aug. 1991).
Cho, et al., “Copper Interconnection with Tungsten Cladding for ULSI,” 1991 Symposium on VLSI Technology, pp. 39-40 (May 1991).
Cho, et al., “Electroless Cu for VLSI,” MRS Bulletin, pp. 31-38 (Jun. 1993).
Dubin, et al., “Selective Electroless Ni Deposition on a TiW Underlayer for Integrated Circuit Fabrication,” Thin Solid Films, pp. 87-93 (1993).
Dubin, et al., “Selective and Blanket Electroless Cu Plating Initiated by Contact Displacement for Deep Submicron Via Contact Filling,” VMIC Conference, pp. 315-321 (Jun. 1995).
Gardner, et al., “Encapsulated Copper Interconnection Devices Using Sidewall Barriers,” VMIC Conference, pp. 99-108 (Jun. 1991).
Georgiou, et al., “Thick Selective Electroless-Plated Cobalt-Nickel Alloy Contacts to CoSi2,” J. Electrochem. Soc., vol. 138, No. 7, pp. 2061-2069 (Jul. 1991).
Jagannathan, et al., “Electroless Plating of Copper at a Low pH Level,” J. Res. Develop., vol. 37, No. 2, pp. 117-123 (Mar. 1993).
Kiang, et al., “Pd/Si Plasma Immersion Ion Implantation for Selective Electroless Copper Plating on SiO2,” Appl. Phys. Lett., vol. 60, No. 22, pp. 2767-2769.
Luther, et al., “Planar Copper-Polyimide Back End of the Line Interconnections for ULSI Devices,” VMIC Conference, pp. 15-21 (Jun. 1993).
Mak, “Electroless Copper Deposition on Metals and Metal Silicides,” MRS Bulletin, pp. 55-62 (Aug. 1994).
Murarka, et al., “Inlaid Copper Multilevel Interconnections Using Planarization by Chemical-Mechanical Polishing,” MRS Bulletin, pp. 46-51 (Jun. 1993).
Paunovic, et al., “Electrochemically Deposited Diffusion Barriers,” J. Electrochem. Soc., vol. 141, No. 7, pp. 1843-1850 (Jul. 1994).
Shacham-Diamand, “100 nm Wide Copper Lines Made by Selective Electroless Deposition,” J. Micromech. Microeng., pp. 66-72 (1991).
Shacham-Diamand, et al., “0.35 μm Cu-Filled Via Holes by Blanket Deposited Electroless Copper on Sputtered Seed Layer,” VMIC Conference, pp. 334-336 (Jun. 1995).
Sviridov, Electroless Metal Deposition from Aqueous Solution, Minsk Bielorussion State University, pp. 60-85 (1986).
Ting et al., “Selective Electroless Metal Deposition for Integrated Circuit Fabrication,” J. Electrochem. Soc., vol. 136, No. 2, pp. 456-465 (Feb. 1989).Feb. 14, 2003.
Ueno, et al., “A Half-Micron Pitch Cu Interconnection Technology,” 1995 Symposium on VLSI Technology, pp. 27-28 (1995).
Wang, “Barriers Against Copper Diffusion into Silicon and Drift Through Silicon Dioxide,” MRS Bulletin, pp. 30-40 (Aug. 1994).
Wong, et al., “Electroless Copper Deposition for Multilevel Metallization,” Mat. Res. Soc. Symp. Proc., vol. 203, pp. 347-356 (1991).
Hymes, et al., “Passivation of Copper by Silicide Formation in Dilute Silane,” Conference Proceedings ULSI-VII, Materials Research Society; pp. 425-431 (1992).
Osaka, et al., “Preparation of CoB Soft Magnetic Thin Films by Electoless Plating,” IEEE Translation Journal on Magnetics in Japan, vol. 6, No. 1, Jan. 1991, pp.85-90.
Watanabe, et al., “Direct Electroless Nickel Plating on Copper Circuits Using DMAB as a Second Reducing Agent,” 1998 IEMT/IMC Proceedings, pp. 149-153.
Dubin, et al., “Selective Electroless Ni Deposition onto Pd-Activated Si for Integrated Circuit Fabrication,” Thin Solid Films, 226, 1993, pp. 94-98.
Advanced Power Technology, “A New Generation of Power MOSFET Offers Improved Performance at Reduced Cost”, By Ken Dierberger, 2001.

Affiliated with

Also associated with

Rating

Method of electroless introduction of interconnect structures does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of electroless introduction of interconnect structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of electroless introduction of interconnect structures will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3483131