Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
2005-11-29
2005-11-29
Auve, Glenn A. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C710S057000, C710S054000, C710S052000, C710S310000
Reexamination Certificate
active
06970962
ABSTRACT:
A method and system for a pipelined bus interface macro for use in interconnecting devices within a computer system. The system and method utilizes a pipeline depth signal that indicates a number N of discrete transfer requests that may be sent by a sending device and received by a receiving device prior to acknowledgment of a transfer request by the receiving device. The pipeline depth signal may be dynamically modified, enabling a receiving device to decrement or increment the pipeline depth while one or more unacknowledged requests have been made. The dynamic modifications may occur responsive to many factors, such as an instantaneous reduction in system power consumption, a bus interface performance indicator, a receiving device performance indicator or a system performance indicator.
REFERENCES:
patent: 5548733 (1996-08-01), Sarangdhar et al.
patent: 5699516 (1997-12-01), Sapir et al.
patent: 5784579 (1998-07-01), Pawlowski et al.
patent: 5881277 (1999-03-01), Bondi et al.
patent: 5948088 (1999-09-01), Sarangdhar et al.
patent: 6009477 (1999-12-01), Sarangdhar et al.
patent: 6076125 (2000-06-01), Anand
patent: 6081860 (2000-06-01), Bridges et al.
patent: 6154800 (2000-11-01), Anand
patent: 6266750 (2001-07-01), DeMone et al.
patent: 6317803 (2001-11-01), Rasmussen et al.
patent: 6317806 (2001-11-01), Audityan et al.
patent: 6460119 (2002-10-01), Bachand et al.
patent: 6578116 (2003-06-01), Bachand et al.
patent: 6633972 (2003-10-01), Konrad
patent: 6665756 (2003-12-01), Abramson et al.
patent: 6668309 (2003-12-01), Bachand et al.
patent: 6772254 (2004-08-01), Hofmann et al.
patent: 6839833 (2005-01-01), Hartnett et al.
patent: 6848029 (2005-01-01), Coldewey
patent: 2002/0010831 (2002-01-01), DeMone et al.
patent: 2002/0053038 (2002-05-01), Buyuktosunoglu et al.
patent: 2002/0078269 (2002-06-01), Agarwala et al.
patent: 2002/0116449 (2002-08-01), Modelski et al.
patent: 2002/0120796 (2002-08-01), Robertson
patent: 2002/0120828 (2002-08-01), Modelski et al.
patent: 2003/0131164 (2003-07-01), Abramson et al.
patent: 2003/0140216 (2003-07-01), Stark et al.
patent: 2004/0010652 (2004-01-01), Adams et al.
patent: 2004/0064662 (2004-04-01), Syed et al.
“Scalable address pipeline on buses of computer systems”, Hofmann et al, Dossier RAL920000072, Jun. 06, 2000.
“A Case for Dynamic Pipeline Scaling”, Koppanalil et al, Department of Electrical and Computer Engineering, North Carolina State University. 2002.
“Adaptive Pipeline Depth Control for Processor Power-Management”, Efthymiou et al, Department of Computer Science, The University of Manchester.
“Application-Driven Processor Design Exploration for Power-Performance Trade-off Analysis”, Marculescu et al, Dept. of Electrical and Computer Engineering, Carnegie Mellon University, Computer Aided Design, IEEE, 2001.
“Method to Maintain Pipeline Throughput While Pipeline Depth is Allowed to Vary”, IBM Technical Disclosure Bulletin, vol. 39, No. 5, May, 1996.
Dieffenderfer James N.
Drerup Bernard C.
Ganasan Jaya P.
Hofmann Richard G.
Sartorius Thomas A.
Auve Glenn A.
Daugherty Patrick J.
Driggs Lucas Brubaker & Hogg Co. LPA
International Business Machines - Corporation
Mason Donna K.
LandOfFree
Transfer request pipeline throttling does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transfer request pipeline throttling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transfer request pipeline throttling will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3478764