Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-11-15
2005-11-15
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06966043
ABSTRACT:
A method of considering circuit timing requirements during the circuit design process, comprising receiving a clock cycle-time constraint; receiving delay characteristics of hardware resources from a macrocell library; receiving an operation, an alternative clock cycle associated with said operation and an alternative hardware resource associated with said operation; and determining validity of the received alternative with respect to timing constraints using a hardware structural representation of the program graph.
REFERENCES:
patent: 6324678 (2001-11-01), Dangelo et al.
patent: 6493863 (2002-12-01), Hamada et al.
patent: 6507947 (2003-01-01), Schreiber et al.
U.S. Appl. No. 09/378,298, Schreiber et al.
U.S. Appl. No. 10/266,826, Sivaraman et al.
U.S. Appl. No. 10/266,830, Sivaraman et al.
Leiserson, C.E. and J. B. Saxe, “Retiming Synchronous Circuitry”, Systems Research Center of Digital Equipment Corporation in Palo Alto, California. (Aug. 20, 1986).
Kirkpatrick, T.I. and N. R. Clark, “PERT as an Aid to Logic Design”, IBM Journal of Research and Development, vol. 10 (1996) pp. 135-141.
Devadas,S., et al. “Computation of Floating Mode Display in Combinational Logic Circuits: Theory and Algorithms”IEEE Transactions n Computer-Aided Design of Integrated Circuits and Systems, vol. 12 (Dec. 1993) pp. 1913-1923.
Charlesworth, A.E. “An Approach to Scientific Array Processing: The Architectural Design of the AP-120B/FPS-164 Family”, Computer, vol 14, No. 9 (Sep. 1981) pp. 18-27.
Rau, B. R. “Iterative Modulo Scheduling”, International Journal of Parallel Programming, vol. 24, No. 1 (1996) pp. 3-64.
“Managing Design Complexity with Behavioral Synthesis”, [on-line] [Retrieved On: Sep. 10, 2002] Retrieved fr m: http://www.synopsis.com/products/beh_syn/beh_syn_br.html (pp.1-14).
Behavioral Compiler User Guide, Chapter 3, “Optimizing Timing and Area,” pp. 3-1 through 3-78, v. 2000.11.
Malik, S. “Analysis of Cyclic Combinational Circuits” IEEE Transactions on Computer-Aided Design of Intergrated Circuits and Systems, vol. 13, No. 7 (Jul. 1994) pp. 950-956.
Srinivasan, A. and Sharad Malik. “Practical Analysis of Cyclic Combinational Circuits” IEEE Custom Integrated Circuits Confer nce (1996) pp. 381-384.
Andreas Kuehlman et al—“Timing Analysis in High-Level Synthesis”—Proceedings of the IEEE/ACM International Conference on Computer Aided Design—Nov. 1992—pp. 349-354.
John A Nester et al—“SALSA: A New Approach to Scheduling With Timing Constraints”—Proceedings of the International Conference on Computer Aided Design—Nov. 1990—pp. 262-265.
Tai A Ly et al—“Applying Simulated Evplution to Scheduling in High Level Synthesis”—Proceedings of the 33rd Midwest Symposium on Circuits and Systems—Aug. 1990—172-175.
Gupta Shail Aditya
Sivaraman Mukund
Do Thuan
Hewlett--Packard Development Company, L.P.
LandOfFree
Method for designing minimal cost, timing correct hardware... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for designing minimal cost, timing correct hardware..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for designing minimal cost, timing correct hardware... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3474424