Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2005-08-02
2005-08-02
Banankhah, Majid A. (Department: 2127)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C711S100000
Reexamination Certificate
active
06925643
ABSTRACT:
Techniques for thread-based memory access by a multithreaded processor are disclosed. The multithreaded processor determines a thread identifier associated with a particular processor thread, and utilizes at least a portion of the thread identifier to select a particular portion of an associated memory to be accessed by the corresponding processor thread. In an illustrative embodiment, a first portion of the thread identifier is utilized to select one of a plurality of multiple-bank memory elements within the memory, and a second portion of the thread identifier is utilized to select one of a plurality of memory banks within the selected one of the multiple-bank memory elements. The first portion may comprise one or more most significant bits of the thread identifier, while the second portion comprises one or more least significant bits of the thread identifier. Advantageously, the invention reduces memory access times and power consumption, while preventing the stalling of any processor threads.
REFERENCES:
patent: 5649135 (1997-07-01), Pechanek et al.
patent: 5659785 (1997-08-01), Pechanek et al.
patent: 5682491 (1997-10-01), Pechanek et al.
patent: 6079010 (2000-06-01), D'Arcy et al.
patent: 6128720 (2000-10-01), Pechanek et al.
patent: 6230251 (2001-05-01), Batten et al.
patent: 6256725 (2001-07-01), Batten et al.
patent: 6260189 (2001-07-01), Batten et al.
patent: 6263404 (2001-07-01), Borkenhagen et al.
patent: 6269425 (2001-07-01), Mounes-Toussi et al.
patent: 6269437 (2001-07-01), Batten et al.
patent: 6282585 (2001-08-01), Batten et al.
patent: 6317821 (2001-11-01), Batten et al.
patent: 6317872 (2001-11-01), Gee et al.
patent: 6341338 (2002-01-01), Dennie
C.J. Glossner, “The Delft-Java Engine,” Doctoral Thesis, Delft University of Technology, Netherlands, Nov. 5, 2001.
“Basic Features of the HEP Supercomputer,” http:// www-ee.eng.hawaii.edu/˜nava/HEP/introduction.html, pp. 1-2.
“The MOVE Concept,” http://ce.et.tudelft.nl/MOVE/section3.2.html, pp. 1-2.
“Simultaneous Multithreading Project,” http://www.cs.washington.edu/research/ smt/index.html, pp. 1-7.
“Introduction to Multithreading, Superthreading and Hyperthreading,” http://arstechnica.com/paedia/h/hyperthreading/hyperthreading-1.html, pp. 1-5.
Glossner C. John
Hokenek Erdem
Moudgill Mayan
Banankhah Majid A.
Ryan & Mason & Lewis, LLP
Sandbridge Technologies Inc.
LandOfFree
Method and apparatus for thread-based memory access in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for thread-based memory access in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for thread-based memory access in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3472453