Method for operating a NAND-array memory module composed of...

Details Method for operating a NAND-array memory module composed of... Method for operating a NAND-array memory module composed of...

2005-10-04

2005-10-04

Lam, David (Department: 2827)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185030, C365S185290

Reexamination Certificate

active

06952369

ABSTRACT:
A method for writing a memory module includes providing a plurality of memory cells, applying a first transmission line voltage to the first transmission line of the column of a memory cell, turning on a P-type channel of a memory cell between the memory cell to be written and the first transmission line of the column of the memory cell, turning off the P-type channel of at least one memory cell between the memory cell and the second transmission line of the column of the memory cell, applying a word line voltage to a word line connected to the memory cell, in order to inject hot electrons on a junction between the substrate and the first P-type doped region of the memory cell into a silicon nitride layer of the memory cell using band-to-band tunneling injection, and applying a substrate voltage to the substrates of the plurality of memory cells.

REFERENCES:
patent: 6735125 (2004-05-01), Hirano

Affiliated with

Also associated with

Rating

Method for operating a NAND-array memory module composed of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for operating a NAND-array memory module composed of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for operating a NAND-array memory module composed of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3471724