Electrical computers and digital data processing systems: input/ – Interrupt processing
Reexamination Certificate
2005-12-27
2005-12-27
Auve, Glenn A. (Department: 2111)
Electrical computers and digital data processing systems: input/
Interrupt processing
C710S048000, C718S108000, C712S013000, C712S228000, C712S244000
Reexamination Certificate
active
06981083
ABSTRACT:
A method and system are disclosed for pre-loading a hard architected state of a next process from a pool of idle processes awaiting execution. When an executing process is interrupted on the processor, a hard architected state, which has been pre-stored in the processor, of a next process is loaded into architected storage locations in the processor. The next process to be executed, and thus its corresponding hard architected state that is pre-stored in the processor, are determined based on priorities assigned to the waiting processes.
REFERENCES:
patent: 4025904 (1977-05-01), Adney et al.
patent: 4484274 (1984-11-01), Berenbaum et al.
patent: 5057997 (1991-10-01), Chang et al.
patent: 5345567 (1994-09-01), Hayden et al.
patent: 5414864 (1995-05-01), Koizumi
patent: 5428779 (1995-06-01), Allegrucci et al.
patent: 5574936 (1996-11-01), Ryba et al.
patent: 5802359 (1998-09-01), Webb et al.
patent: 5943494 (1999-08-01), Golla et al.
patent: 5987495 (1999-11-01), Ault et al.
patent: 6070235 (2000-05-01), Cheong et al.
patent: 6128641 (2000-10-01), Fleck et al.
patent: 6189112 (2001-02-01), Slegel et al.
patent: 6247109 (2001-06-01), Kleinsorge et al.
patent: 6341347 (2002-01-01), Joy et al.
patent: 6629236 (2003-09-01), Aipperspach et al.
patent: 6857064 (2005-02-01), Smith et al.
patent: 2002/0038416 (2002-03-01), Fotland et al.
patent: 2003/0023663 (2003-01-01), Thompson et al.
patent: 2004/0055003 (2004-03-01), Sundaram et al.
patent: 2004/0107374 (2004-06-01), Cooper et al.
patent: 2004/0107421 (2004-06-01), VoBa et al.
patent: 2004/0139442 (2004-07-01), Miyamoto
Cravotta, Robert, “Exploring the Anatomy of Multiprocessor Designs,” Oct. 31, 2002, EDN, p. 49, 50, 52, 54, 56, 58, and 60 (7 pages).
Rhodes, David L., et al., “Overhead Effects in Real-Time Preemptive Schedules,” May 3-5, 1999, ACM, Proceedings of the Seventh International Workshop on Hardware/Software Codesign, p. 193-197.
Arimilli Ravi Kumar
Cargnoni Robert Alan
Guthrie Guy Lynn
Starke William John
Auve Glenn A.
Dillon & Yudell LLP
Mason Donna K.
Salys Casimer K.
LandOfFree
Processor virtualization mechanism via an enhanced... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor virtualization mechanism via an enhanced..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor virtualization mechanism via an enhanced... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3471446