Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2005-06-14
2005-06-14
Ho, Hoai (Department: 2818)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S637000, C438S643000, C438S687000
Reexamination Certificate
active
06905950
ABSTRACT:
The present invention involves a method for fabricating interconnecting lines and vias. According to the invention, copper is grown within the openings in a patterned coating. The patterned coating can be a resist coating or a dielectric coating. Either type of coating can be formed over a copper seed layer, whereby the seed layer is exposed within the pattern gaps. The copper seed layer can also be provided within the pattern gaps after patterning. Copper features are grown within the pattern gaps by plating. Where the patterned coating is a resist, the resist is stripped leaving the copper features in the inverse pattern image. The copper features can be coated with a diffusion barrier layer and a dielectric. The dielectric is polished to leave the dielectric filling the spaces between copper features. The invention provides copper lines and vias without the need for a dielectric or metal etching step. Another benefit of the invention is that lines widths can be increased by trimming the patterned coating prior to growing the copper features.
REFERENCES:
patent: 5112448 (1992-05-01), Chakravorty
patent: 5316974 (1994-05-01), Crank
patent: 5821169 (1998-10-01), Nguyyen et al.
patent: 5877075 (1999-03-01), Dai et al.
patent: 5877076 (1999-03-01), Dai
patent: 6077733 (2000-06-01), Chen et al.
patent: 6096648 (2000-08-01), Lopatin et al.
patent: 6117784 (2000-09-01), Uzoh
patent: 6143126 (2000-11-01), Stevens
patent: 6207546 (2001-03-01), Chen et al.
patent: 6753250 (2004-06-01), Hill et al.
International Search Report mailed Feb. 19, 2003; Related to PCT/US02/03021 filed Jan. 31, 2002.
Rangarajan Bharath
Singh Bhanwar
Subramanian Ramkumar
Templeton Michael K.
Advanced Micro Devices , Inc.
Amin & Turocy LLP
Berry Renee R.
Ho Hoai
LandOfFree
Growing copper vias or lines within a patterned resist using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Growing copper vias or lines within a patterned resist using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Growing copper vias or lines within a patterned resist using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3470939