Semiconductor memory device having redundant circuit and method

Static information storage and retrieval – Read/write circuit – Bad bit

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365201, G11C 700

Patent

active

053434293

ABSTRACT:
In a semiconductor memory device having a spare memory cell array and a spare column decoder and a spare row decoder as redundant circuits, redundancy detecting circuits for testing to see whether the redundant circuits are used or not after completion of the semiconductor memory device as a product are set so as to be capable of providing particular current signals or voltage signals, which indicate that the redundant circuits are used to predetermined external terminals, in response to an output signal at a predetermined logic level from a spare row decoder activating circuit or a spare column decoder activating circuit. When an external address signal is supplied to the semiconductor memory device, a signal at a logic level according to whether the redundant circuits are used or not is automatically latched in the redundancy detecting circuits in response to an output signal of the spare row decoder activating circuit or the spare column decoder activating circuit, so that it becomes unnecessary to set the state of electric connection in the redundancy detecting circuits according to whether the redundant circuits are used or not in manufacture.

REFERENCES:
patent: 4586170 (1986-04-01), O'Toole et al.
patent: 4866676 (1989-09-01), Crisp
patent: 4885721 (1989-12-01), Ratanosaka
patent: 4984205 (1991-01-01), Sugibayashi
patent: 5034925 (1991-07-01), Kato
patent: 5195099 (1993-03-01), Ueda

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory device having redundant circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device having redundant circuit and method , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having redundant circuit and method will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-34693

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.