Semiconductor device manufacturing: process – With measuring or testing
Reexamination Certificate
2005-12-06
2005-12-06
Nguyen, Tuan H. (Department: 2813)
Semiconductor device manufacturing: process
With measuring or testing
C438S015000, C438S017000, C438S108000
Reexamination Certificate
active
06972200
ABSTRACT:
Flip-chip semiconductor assemblies, each including integrated circuit (IC) dice and an associated substrate, are electrically tested before encapsulation using an in-line or in-situ test socket or probes at a die-attach station. Those assemblies using “wet” quick-cure epoxies for die-attachment may be tested prior to the epoxy being cured by pressing the integrated circuit (IC) dice against interconnection bumps on the substrate for electrical connection, while those assemblies using “dry” epoxies may be cured prior to testing. In either case, any failures in the dice or in the interconnections between the dice and the substrates can be easily fixed, and the need for the use of “known good dice” (KGD) rework procedures during repair is eliminated.
REFERENCES:
patent: 3978578 (1976-09-01), Murphy
patent: 4677528 (1987-06-01), Miniet
patent: 4811081 (1989-03-01), Lyden
patent: 5120665 (1992-06-01), Tsukagoshi et al.
patent: 5169056 (1992-12-01), Reele et al.
patent: 5258648 (1993-11-01), Lin
patent: 5315241 (1994-05-01), Ewers
patent: 5424652 (1995-06-01), Hembree et al.
patent: 5440241 (1995-08-01), King et al.
patent: 5448165 (1995-09-01), Hodge et al.
patent: 5478007 (1995-12-01), Marrs
patent: 5483174 (1996-01-01), Hembree et al.
patent: 5528157 (1996-06-01), Newberry et al.
patent: 5641996 (1997-06-01), Omoya et al.
patent: 5654204 (1997-08-01), Anderson
patent: 5686353 (1997-11-01), Yagi et al.
patent: 5760337 (1998-06-01), Iyer et al.
patent: 5798652 (1998-08-01), Taraci
patent: 5907190 (1999-05-01), Ishikawa et al.
patent: 5915231 (1999-06-01), Beffa
patent: 5940679 (1999-08-01), Tomura et al.
patent: 5985682 (1999-11-01), Higgins, III
patent: 6103553 (2000-08-01), Park
patent: 6134118 (2000-10-01), Pedersen et al.
patent: 6297560 (2001-10-01), Capote et al.
patent: 6590285 (2003-07-01), Davis et al.
Cobbley Chad A.
Jiang Tongbi
Street Bret K.
VanNortwick John
Nguyen Tuan H.
TraskBritt
LandOfFree
Method for manufacturing flip-chip semiconductor assembly does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing flip-chip semiconductor assembly, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing flip-chip semiconductor assembly will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3466917