Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate
2005-11-15
2005-11-15
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
Field-effect transistor
C326S097000, C327S201000
Reexamination Certificate
active
06965254
ABSTRACT:
A dynamic logic register including a dynamic circuit, a delayed inverter, a latching circuit, and a keeper circuit. The dynamic circuit pre-charges a pre-charged node while a clock signal is low and evaluates a logic function to control the state of the pre-charged node when the clock goes high. The delayed inverter provides an inverted and delayed clock. The latching circuit controls the state of an output node based on the pre-charged node during an evaluation period beginning when the clock goes high and ending when the inverted delayed clock next goes low. The latching circuit presents a tri-state condition to the output node and the keeper circuit maintains the state of the output node between evaluation periods. The register is very fast with zero setup and short data-to output-time, and may be used between stages in a pipeline system.
REFERENCES:
patent: 5075386 (1991-12-01), Vanderbilt
patent: 5828234 (1998-10-01), Sprague et al.
patent: 5889979 (1999-03-01), Miller, Jr. et al.
patent: 6498514 (2002-12-01), Alvandpour
patent: 6549038 (2003-04-01), Sechen et al.
patent: 6791365 (2004-09-01), Bosshart
patent: 2002/0158670 (2002-10-01), Alvandpour
patent: 2003/0042932 (2003-03-01), Bales
patent: 2003/0052714 (2003-03-01), Alvandpour
patent: 2003/0110404 (2003-06-01), Seningen et al.
patent: 0921639 (1999-06-01), None
patent: WO 99/14881 (1999-03-01), None
patent: WO 02/01328 (2002-01-01), None
Partovi H et al: “Flow-through latch and edge-triggered flip-flop hybrid elements” Solid-State Circuits Conference, 1996. Digest of Technical Papers. 42nd ISSCC., 1996 IEEE International San Francisco, CA, USA Feb. 8-10, 1996, New York, NY, USA, IEEE, US, Feb. 8, 1996 (Feb. 8, 1996) pp. 138-139, XP010156427 ISBN: 0-7803-3136-2 “figure 8”.
Cho James H.
Huffman James W.
Huffman Richard K.
IP-First LLC
Stanford Gary R.
LandOfFree
Dynamic logic register does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic logic register, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic logic register will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3465749