Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-06-14
2005-06-14
Whitmore, Stacy A. (Department: 2812)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
06907591
ABSTRACT:
A system for using machine-learning to create a model for performing integrated circuit layout extraction is disclosed. The system of the present invention has two main phases: model creation and model application. The model creation phase comprises creating one or more extraction models using machine-learning techniques. First, a complex extraction problem is decomposed into smaller simpler extraction problems. Then, each smaller extraction problem is then analyzed to identify a set of physical parameters that fully define the smaller extraction problem. Next, models are created using machine learning techniques for all of the smaller simpler extraction problems. The machine learning is performed by first creating training data sets composed of the identified parameters from typical examples of the smaller extraction problem and the answers to those example extraction problems as solved using a highly accurate physics-based field solver. Next, the system trains a set of neural networks using the training sets. In one embodiment, Bayesian inference is used to train the neural networks that are used to model the extraction. After the creation the neural network based models for each of the smaller simpler extraction problems, the neural network based models may be used for extraction.
REFERENCES:
patent: 5903469 (1999-05-01), Ho
patent: 6038338 (2000-03-01), Nguyen
patent: 6128768 (2000-10-01), Ho
patent: 6182269 (2001-01-01), Laubhan
patent: 6212492 (2001-04-01), Kuge
patent: 6526549 (2003-02-01), You
Brambilla, A. et al., “Statistical method for the analysis of interconnects delay in submicormeter layouts”. IEEE, Aug. 2001, pp. 957-966.
Mani N., “A neural network model for circuit partitioning in floorplan design”. IEEE, Oct. 1995, pp. 1676-1680.
Zhang, C.X. et al., “Floorplan design using a hierarchical neural learning algorithm”. IEEE, Jun. 1991, pp. 2060-2063.
Chatterjee Arindam
Teig Steven
Cadence Design Systems Inc.
Stattler Johansen & Adeli LLP
Whitmore Stacy A.
LandOfFree
Method and apparatus for performing extraction using a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for performing extraction using a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for performing extraction using a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3459253