Computer graphics processing and selective visual display system – Computer graphics display memory system – Cache
Reexamination Certificate
2005-09-20
2005-09-20
Tung, Kee M. (Department: 2676)
Computer graphics processing and selective visual display system
Computer graphics display memory system
Cache
C345S541000, C711S003000, C711S113000, C711S118000
Reexamination Certificate
active
06947052
ABSTRACT:
In general, and in a form of the present invention, a method is provided for reducing execution time of a program executed on a digital system by improving hit rate in a cache of the digital system. This is done by determining cache performance during execution of the program over a period of time as a function of address locality, and then identifying occurrences of cache conflict between two program modules. One of the conflicting program modules is then relocated so that cache conflict is eliminated or at least reduced. In one embodiment of the invention, a 2D plot of cache operation is provided as a function of address versus time for the period of time. A set of cache misses having temporal locality and spatial locality is identified as a horizontally arranged grouping of pixels at a certain address locality having a selected color indicative of a cache miss. Cache conflict is determined by overlying an interference grid or a shadow grid on the plot responsive to the address locality such that a plurality of lines are displayed at other address localities that map to the same region in cache as the first address locality. In order to relocate a program module, a relocation parameter is provided to a linker to cause the program module to be linked at a different address.
REFERENCES:
patent: 4823286 (1989-04-01), Lumelsky et al.
patent: 5442571 (1995-08-01), Sites
patent: 5768500 (1998-06-01), Agrawal et al.
patent: 6145054 (2000-11-01), Mehrotra et al.
patent: 6211889 (2001-04-01), Stoutamire
patent: 6775756 (2004-08-01), Thusoo et al.
Brady III W. James
Marshall, Jr. Robert D.
Monestime Mackly
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Visual program memory hierarchy optimization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Visual program memory hierarchy optimization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Visual program memory hierarchy optimization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3444855