Radiation imagery chemistry: process – composition – or product th – Imaging affecting physical property of radiation sensitive... – Making electrical device
Reexamination Certificate
2005-10-04
2005-10-04
Duda, Kathleen (Department: 1756)
Radiation imagery chemistry: process, composition, or product th
Imaging affecting physical property of radiation sensitive...
Making electrical device
C430S313000, C430S317000, C430S394000
Reexamination Certificate
active
06951709
ABSTRACT:
A method of fabricating a semiconductor multilevel interconnect structure employs a dual hardmask technique in a dual damascene process. The method includes using amorphous carbon as a first hardmask layer capable of being etched by a second etch process, and a second hardmask layer capable of being etched by a first etch process, as a dual hardmask. By virtue of the selective etch chemistry employed with the dual hardmask, the method affords flexibility unattainable with conventional processes. The via is never in contact with the photoresist, thus eliminating residual photoresist at the trench/via edge and the potential “poisoning” of the intermetal dielectric layer. Since trench/via imaging is completed before further etching, any patterning misalignments can be easily reworked. Because the amorphous carbon layer and the second hardmask layer are used as the dual hardmask, the photoresist can be made thinner and thus optimized for the best imaging performance.
REFERENCES:
patent: 6194128 (2001-02-01), Tao et al.
patent: 6291334 (2001-09-01), Somekh
patent: 6297554 (2001-10-01), Lin
patent: 2003/0049388 (2003-03-01), Cho et al.
Dickstein , Shapiro, Morin & Oshinsky, LLP
Duda Kathleen
Micro)n Technology, Inc.
LandOfFree
Method of fabricating a semiconductor multilevel... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a semiconductor multilevel..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a semiconductor multilevel... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3439806