Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2005-10-11
2005-10-11
Nguyen, Thanh (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
C438S482000, C438S486000, C438S487000
Reexamination Certificate
active
06953717
ABSTRACT:
A grain size of a crystal grain in a crystalline semiconductor film obtained by a thermal crystallization method using a metallic element is reduced. Thus, the number of crystal grains in active regions of a device is made uniform. The thermal crystallization method using a metallic element is performed for a semiconductor film formed on an insulating film formed at a lower temperature than that at formation of the semiconductor film and that at crystallization of the semiconductor film. By thermal treatment in a step of crystallizing the semiconductor film, stress of the insulating film is applied to the semiconductor film, thus causing distortion in the semiconductor film. When the distortion is caused, surface energy and a chemical potential of the semiconductor film are changed to promote the generation of a natural nucleus. Therefore, since a generation density of the crystal nucleus is increased, a grain size of a crystal grain can be reduced.
REFERENCES:
patent: 5365081 (1994-11-01), Yamazaki et al.
patent: 5559042 (1996-09-01), Yamazaki et al.
patent: 5643826 (1997-07-01), Ohtani et al.
patent: 5736439 (1998-04-01), Yamazaki et al.
patent: 5923962 (1999-07-01), Ohtani et al.
patent: 6077731 (2000-06-01), Yamazaki et al.
patent: 6121660 (2000-09-01), Yamazaki et al.
patent: 6242759 (2001-06-01), Yamazaki et al.
patent: 6285042 (2001-09-01), Ohtani et al.
patent: 6303963 (2001-10-01), Ohtani et al.
patent: 6335541 (2002-01-01), Ohtani et al.
patent: 6337236 (2002-01-01), Yamazaki et al.
patent: 6358766 (2002-03-01), Kasahara
patent: 6465288 (2002-10-01), Ohnuma
patent: 6489222 (2002-12-01), Yoshimoto
patent: 6521912 (2003-02-01), Sakama et al.
patent: 6589829 (2003-07-01), Yamazaki et al.
patent: 6599788 (2003-07-01), Kawasaki et al.
patent: 6646284 (2003-11-01), Yamazaki et al.
patent: 6686262 (2004-02-01), Yamazaki et al.
patent: 2002/0084464 (2002-07-01), Yamazaki et al.
patent: 2002/0179908 (2002-12-01), Arao
patent: 02-194620 (1990-08-01), None
patent: 04-120721 (1992-04-01), None
patent: 07-183540 (1995-07-01), None
patent: 10-270363 (1998-10-01), None
patent: 11-026473 (1999-01-01), None
U.S. Appl. No.: 10/036,480 filed Jan. 7, 2002 is related to the present invention.
Wolf et al. “Silicon Processing for the VLSI Era” 1986, vol. 1, pp. 179, 194.
Arai Yasuyuki
Maekawa Shinji
Costellia Jeffrey L.
Nguyen Thanh
Nixon & Peabody LLP
Semiconductor Energy Laboratory Co,. Ltd.
LandOfFree
Method of manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3435267