Method and apparatus for detecting devices that can latchup

Details Method and apparatus for detecting devices that can latchup Method and apparatus for detecting devices that can latchup

2005-01-25

2005-01-25

Garbowski, Leigh M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

06848089

ABSTRACT:
A method and apparratus for for identifying circuits within an integrated circuit design that are likely to latchup. The present invention accomplishes the identification by searching for suspect circuits and then modifying these circuits to represent a device known by an EDA tool (e.g. FET device). The EDA tool can then be used to determine the likelihood of latchup occuring based upon the modified device.

REFERENCES:
patent: 4353105 (1982-10-01), Black
patent: 4571505 (1986-02-01), Eaton
patent: 4660067 (1987-04-01), Ebina
patent: 5063429 (1991-11-01), Crafts
patent: 5402358 (1995-03-01), Smith et al.
patent: 5901065 (1999-05-01), Guruswamy et al.
patent: 5942932 (1999-08-01), Shen
patent: 5987086 (1999-11-01), Raman et al.
patent: 6114731 (2000-09-01), London
patent: 6421818 (2002-07-01), Dupenloup et al.
patent: 6550047 (2003-04-01), Becker
patent: 6553542 (2003-04-01), Ramaswamy et al.
patent: 6560753 (2003-05-01), Barney et al.
patent: 2172270 (1990-07-01), None
patent: 3106068 (1991-05-01), None
patent: 8255872 (1996-10-01), None
Kuroda, T. et al., “Substrate noise influence on circuit performance in variable hreshold-voltage scheme”, Low Power Electroni and Design, 1996., International Symposium on, Aug. 12-14, 1996. pp.:309-312.*
Hoi-Jun Yoo, “High speed latchup resistant CMOS data output buffer for submicrometre DRAM application”,Electronics Letters vol.: 32, Issue: 24 , Nov. 21, 1996. pp.:2229-2230.*
Yoshimoto, M. et al., “A latch-up-free CMOS RAM cell with well-source structure”, Solid-State Circuits, IEEE Journal of , vol.: 22 , Issue: 4 , Aug. 1987. pp.:538-542.*
Donoghue, B. et al. “A 256K HCMOS ROM using a four-state cell approach”, Solid-State Circuits, IEEE Journal of , vol.: 20 Issue: 2 , Apr. 1985. pp.:598-602.*
Voldman, S. et al. “Retrograde well and epitaxial thickness optimization for shallow and deep-trench collar merged isolation an node trench SPT DRAM cell and CMOS logic technology”, Electron Devices Meeting, 1992. Technical Digest., International , 1 16.*
J.G. McLean, “Technique For Performing Module-Level Automated Testing For CMOS Latch-Up”, IBM Tech. Disc. Bull., vol. 29, No. 4, Sep. 1986.

Affiliated with

Also associated with

Rating

Method and apparatus for detecting devices that can latchup does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for detecting devices that can latchup, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for detecting devices that can latchup will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3435220