Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-09-20
2005-09-20
Whitmore, Stacy A. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
06948139
ABSTRACT:
A method for combining states of a state machine employs manipulation of case statements in the RTL code implementing the state machine to allow selectable state combinations without duplication of code so that errors inherent in maintaining duplicate copies of the same RTL code may be eliminated.
REFERENCES:
patent: 5537580 (1996-07-01), Giomi et al.
patent: 5933385 (1999-08-01), Jiang et al.
patent: 6041176 (2000-03-01), Shiell
patent: 6181639 (2001-01-01), Weinfurtner
patent: 6182268 (2001-01-01), McElvain
patent: 6212625 (2001-04-01), Russell
patent: 6298472 (2001-10-01), Phillips et al.
patent: 6487704 (2002-11-01), McNamara et al.
patent: 6489817 (2002-12-01), Wong et al.
patent: 2004/0002845 (2004-01-01), Akiba et al.
patent: 2004/0064752 (2004-04-01), Kazachinsky et al.
Dimyan Magid Y.
LSI Logic Corporation
LandOfFree
Method for combining states does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for combining states, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for combining states will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3433073