Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2005-04-19
2005-04-19
Baderman, Scott (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S031000, C714S739000
Reexamination Certificate
active
06883116
ABSTRACT:
A method, apparatus, and computer instructions for testing hardware in a data processing system having multiple partitions. A monitor process in a first partition assigned to a first processor is initialized. A random code generation process in a second partition associated with a second processor is initialized. The random code generation process generates instructions and executes the instructions to test the second processor. The monitor process monitors the random code generation process and resets the second processor if the random code generation process fails.
REFERENCES:
patent: 4564903 (1986-01-01), Guyette et al.
patent: 4843541 (1989-06-01), Bean et al.
patent: 5345590 (1994-09-01), Ault et al.
patent: 5913064 (1999-06-01), Chen
patent: 6098182 (2000-08-01), Cowan
patent: 6212604 (2001-04-01), Tremblay
patent: 6658594 (2003-12-01), Bui et al.
patent: 6742139 (2004-05-01), Forsman et al.
patent: 20020120884 (2002-08-01), Nakamikawa et al.
IBM Technical Disclosure Bulletin, “Hypervisor High Performance Synchronous Dispatch for Coupled Systems”, vol. 39, No. 12, Dec. 1996.
IBM Technical Disclosure Bulletin, “VM MPG Operating as a DRF Hypervisor as a First Level Guest Under PR/SM”, vol. 38, No. 04, Apr. 1995, p. 325.
IBM Technical Disclosure Bulletin, “Sharing Read-Only Memory among Multiple Logical Partitions”, vol. 36, No. 03, Mar. 1993, pp. 303-304.
IBM Technical Disclosure Bulletin, “Highly Parallel Coupling Facility Emulator/Router with Shadowed Link Buffers”, vol. 39, No. 12, Dec. 1996.
IBM Technical Disclosure Bulletin, “Coordinating Multiple Server Partitions to Enter Power-Save State”, vol. 39, No. 06, Jun. 1996, pp. 235-239.
Lee Van Hoa
McLaughlin Charles Andrew
Schwinn Stephen Joseph
Baderman Scott
Bailey Wayne P.
Lohn Joshua
McBurney Mark E.
Yee Duke W.
LandOfFree
Method and apparatus for verifying hardware implementation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for verifying hardware implementation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for verifying hardware implementation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3432119