Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2005-03-08
2005-03-08
Smith, Matthew (Department: 2825)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S336000, C257S347000, C257S352000, C257S368000, C257S369000, C257S371000, C257S382000, C257S374000, C257S412000, C438S139000, C438S183000, C438S327000, C438S149000, C438S479000, C438S517000
Reexamination Certificate
active
06864540
ABSTRACT:
The invention includes a field effect transistor (FET) on an insulator layer, and integrated circuit (IC) on SOI chip including the FETs and a method of forming the IC. The FETs include a thin channel with raised source/drain (RSD) regions at each end on an insulator layer, e.g., on an ultra-thin silicon on insulator (SOI) chip. Isolation trenches at each end of the FETs, i.e., at the end of the RSD regions, isolate and define FET islands. Insulating sidewalls at each RSD region sandwich the FET gate between the RSD regions. The gate dielectric may be a high K dielectric. Salicide on the RSD regions and, optionally, on the gates reduce device resistances.
REFERENCES:
patent: 4830975 (1989-05-01), Bovaird et al.
patent: 5418391 (1995-05-01), Huang
patent: 5485028 (1996-01-01), Takahashi et al.
patent: 6060749 (2000-05-01), Wu
patent: 6395589 (2002-05-01), Yu
patent: 6506649 (2003-01-01), Fung et al.
patent: 6537861 (2003-03-01), Kroell et al.
patent: 6653700 (2003-11-01), Chau et al.
patent: 6716682 (2004-04-01), Mouli
patent: 6747314 (2004-06-01), Sundaresan et al.
patent: 6759712 (2004-07-01), Bhattacharyya
patent: 20040051140 (2004-03-01), Bhattcharyya
patent: 20040155317 (2004-08-01), Bhattacharyya
Divakaruni Rama
Hsu Louis C.
Joshi Rajiv V.
Radens Carl J.
International Business Machines Corp.
Keshavan Belur
Law Office of Charles W. Peterson, Jr.
Percello Louis J.
Smith Matthew
LandOfFree
High performance FET with elevated source/drain region does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance FET with elevated source/drain region, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance FET with elevated source/drain region will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3431926