Register for the parallel-serial conversion of data

Details Register for the parallel-serial conversion of data Register for the parallel-serial conversion of data

2005-09-20

2005-09-20

Shin, Christopher (Department: 2182)

Electrical computers and digital data processing systems: input/

Input/output data processing

Peripheral adapting

C708S204000, C708S209000, C365S240000, C365S189120

Reexamination Certificate

active

06948014

ABSTRACT:
Register for the parallel-serial conversion of data having a plurality of cyclically driven shift registers (2), each comprising series-connected data holding elements (3), each data holding element (3) being connected to a data input line (5), each shift register (2), upon receiving an input control signal (INP) for the shift register (2), loading the data present on the data input lines (5) into the data holding elements (3) connected thereto; each shift register (2), upon receiving an output control signal (OUTP) for the shift register (2), outputting the datum buffer-stored in the last data holding element of the shift register (2), in which case there is connected downstream of each shift register (2) a further data holding element (10), which, upon receiving an input control signal (INP) for loading the preceding shift register (2), is preloaded with the datum for the first data holding element (3-3) of the shift register (2) and, upon reception of the output control signal (OUTP) for the shift register (2), outputs said preloaded datum to an output data line (22) via a data signal driver (18) for generating a serial output data stream with unambiguous data signal states.

REFERENCES:
patent: 3938081 (1976-02-01), Kirk
patent: 4543644 (1985-09-01), Kozima et al.
patent: 4675842 (1987-06-01), Szenes et al.
patent: 4779223 (1988-10-01), Asai et al.
patent: 4969126 (1990-11-01), Maeno
patent: 5467311 (1995-11-01), Wiedmann et al.
patent: 5551009 (1996-08-01), Amini et al.
patent: 5619455 (1997-04-01), Akiyama et al.
patent: 5768630 (1998-06-01), Kim
patent: 5841681 (1998-11-01), Chen et al.
patent: 6018754 (2000-01-01), Chen et al.
patent: 6493794 (2002-12-01), Yamashita
patent: 11-328947 (1999-11-01), None
Fairchild Semiconductor “CD4094BC-Bit Shift Register/Latch with 3-State Outputs”, Jan. 1999.
Lawrence, J.A., “Increased Valid-Data Readout Time in Static RAM” IBM TDB, vol. 25, No. 6, Nov. 1982.
MICRON “General DDR SDRAM Functionality” TN-46-05, Jul. 2001.
Ryan, K., “DDR SDRAM Functionality and Controller Read Data Captuer”, MICRON DesignLine, vol. 8, Issue 3, pp. 21-24, 3Q 1999.

Affiliated with

Also associated with

Rating

Register for the parallel-serial conversion of data does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Register for the parallel-serial conversion of data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Register for the parallel-serial conversion of data will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3427064