Method, system, and apparatus for space efficient cache...

Details Method, system, and apparatus for space efficient cache... Method, system, and apparatus for space efficient cache...

2005-03-01

2005-03-01

Kim, Matthew (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S141000

Reexamination Certificate

active

06862665

ABSTRACT:
A schematic, system, and flowchart to facilitate storage of directory information for a cache coherency protocol. The protocol allows for at least a single bit of directory information overwriting data stored in a cache coherency unit based at least in part on at least one status bit stored in a storage unit. Likewise, the cache coherency protocol determines whether the cache shared.

REFERENCES:
patent: 5155824 (1992-10-01), Edenfield et al.
patent: 5249284 (1993-09-01), Kass et al.
patent: 5634068 (1997-05-01), Nishtala et al.
patent: 6049845 (2000-04-01), Bauman et al.
patent: 6385697 (2002-05-01), Miyazaki
patent: 20030200404 (2003-10-01), Wicki et al.

Affiliated with

Also associated with

Rating

Method, system, and apparatus for space efficient cache... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method, system, and apparatus for space efficient cache..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, system, and apparatus for space efficient cache... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3426956