System and method for improved half-duplex bus performance

Details System and method for improved half-duplex bus performance System and method for improved half-duplex bus performance

2005-04-05

2005-04-05

Rinehart, Mark H. (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

C710S105000, C710S240000, C710S241000, C710S052000

Reexamination Certificate

active

06877052

ABSTRACT:
A method for dynamic preemption of read returns over a half-duplex bus during heavy loading conditions involves asserting a preempt signal by a first agent to indicate that the first agent has a read request pending for transmission over the half-duplex bus. A second agent then samples the preempt signal sent by the first agent. The second agent relinquishes ownership of the half-duplex bus responsive to the preempt signal to allow the read request to be sent across the half-duplex bus.

REFERENCES:
patent: 3825902 (1974-07-01), Brown et al.
patent: 4574350 (1986-03-01), Starr
patent: 4602327 (1986-07-01), LaViolette et al.
patent: 5129090 (1992-07-01), Bland et al.
patent: 5276681 (1994-01-01), Tobagi et al.
patent: 5392404 (1995-02-01), Thompson
patent: 5440691 (1995-08-01), Carrafiello et al.
patent: 5448701 (1995-09-01), Metz et al.
patent: 5546543 (1996-08-01), Yang et al.
patent: 5682508 (1997-10-01), Hocker, III
patent: 5771356 (1998-06-01), Leger et al.
patent: 5787264 (1998-07-01), Christiansen et al.
patent: 5859990 (1999-01-01), Yarch
patent: 5872936 (1999-02-01), Eckstein
patent: 5898694 (1999-04-01), Ilyadis et al.
patent: 5915101 (1999-06-01), Kleineberg et al.
patent: 6016528 (2000-01-01), Jaramillo et al.
patent: 6021455 (2000-02-01), Kondo et al.
patent: 6105094 (2000-08-01), Lindeman
patent: 6145039 (2000-11-01), Ajanovic et al.
patent: 6151651 (2000-11-01), Hewitt et al.
patent: 6223238 (2001-04-01), Meyer et al.
patent: 6256697 (2001-07-01), Ajanovic et al.
patent: 6347351 (2002-02-01), Osborne et al.
patent: 6393505 (2002-05-01), Scalise et al.
patent: 6393506 (2002-05-01), Kenny
patent: 6418538 (2002-07-01), Garney et al.
patent: 6473780 (2002-10-01), Barcelo
patent: 44 26 123 (1996-02-01), None
patent: 0 552 507 (1993-07-01), None
Jack Sykes, “Analytical Model of Half-Duplex Interconnections of Computers”, 1969, IEEE, IEEE Transactions on Communication Technology, vol. COM-17, No. 2, pp 235-238.*
Satoshi Fujita, “Brief Contributions, A Fault-Tolerant Broadcast Scheme in the Star Graph under the Single-Port Half-Duplex Communication Model”, 1999, IEEE, IEEE Transactions on Computers, vol. 48, No. 10, pp 11231126.*
U.S. Appl. No. 09/591,928, filed Jun. 16, 2000 (21 pages, including cover, 11 sheets of drawings, including 11 Figures); Entitled: Method and Apparatus for Single Wire Signalling of Request Types in a Computer System Having a Point to Point Half Duplex Interconnect, Randy B. Osborne and David J. Harriman.

Affiliated with

Also associated with

Rating

System and method for improved half-duplex bus performance does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for improved half-duplex bus performance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for improved half-duplex bus performance will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3421156