Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2005-05-03
2005-05-03
Bonzo, Bryce P. (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
Reexamination Certificate
active
06889344
ABSTRACT:
A method and system for tracking intra-chip events within a data processing system. In accordance with the method of the present invention, an event that corresponds to a state associated with one or more internal chip signals is detected by embedded detection logic. In response to an asserted diagnostic enable flag, the event is recorded within a designated diagnostic transaction queue within an interface device that drives an off-chip system interconnect. The event is encoded within a diagnostic packet that is issued onto the off-chip system interconnect from the interface device.
REFERENCES:
patent: 5951696 (1999-09-01), Naaseh et al.
patent: 5978937 (1999-11-01), Miyamori et al.
patent: 6047388 (2000-04-01), Bashore et al.
patent: 6128758 (2000-10-01), Hall et al.
patent: 6175914 (2001-01-01), Mann
patent: 6202172 (2001-03-01), Ponte
patent: 6205560 (2001-03-01), Hervin et al.
patent: 6269458 (2001-07-01), Jeter et al.
patent: 6446164 (2002-09-01), Nguyen et al.
patent: 6594741 (2003-07-01), Chang
patent: 6643803 (2003-11-01), Swoboda et al.
Bonzo Bryce P.
Dillon & Yudell LLP
Salys Casimer K.
LandOfFree
System and method for exposing hidden events on system buses does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for exposing hidden events on system buses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for exposing hidden events on system buses will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3416837