Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2005-07-26
2005-07-26
Bonzo, Bryce P (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S045000, C717S128000
Reexamination Certificate
active
06922795
ABSTRACT:
The present invention provides a microcomputer that makes it possible to implement a real-time trace on a mass-produced chip using few terminals, acquire trace information from within a specified range, and measure execution times, together with electronic equipment and a debugging system comprising this microcomputer.A trace information output section (16) outputs trace information for implementing a real-time trace, to four dedicated terminals. It outputs instruction execution status information (DST[2:0]) of the CPU to three terminals and the PC value (DPCO) of a branch destination when an PC absolute branch has occurred, serially to one terminal. A microcomputer (10) outputs information indicating the start and end of a trace range or execution-time measurement range to DST[2] in a predetermined sequence. A debugging tool (20) determines the start and end of the trace range or execution-time measurement range from the values in DST[2].
REFERENCES:
patent: 5996092 (1999-11-01), Augsburg et al.
patent: 6148437 (2000-11-01), Shah et al.
patent: 6154857 (2000-11-01), Mann
patent: 6243836 (2001-06-01), Whalen
patent: 6253338 (2001-06-01), Smolders
patent: 6449736 (2002-09-01), Matt et al.
patent: 6477664 (2002-11-01), Hong
patent: 62-36575 (1987-08-01), None
patent: A-1-114947 (1988-03-01), None
patent: A-63-64136 (1988-03-01), None
patent: A-63-124145 (1988-05-01), None
patent: A-2-61731 (1990-03-01), None
patent: 04-148245 (1992-05-01), None
patent: 04-178840 (1992-06-01), None
patent: A-5-28002 (1993-02-01), None
patent: 05-28002 (1993-02-01), None
patent: 06-75858 (1994-03-01), None
patent: A-9-91177 (1997-04-01), None
Elnozahy, E. N. “Address Trace Compression Through Loop Detection and Reduction”.
GDB developers “9. Tracepoints” Copyright Free Software Foundation, Mar. 29, 2002.
Hijikata Yoichi
Kudo Makoto
Miyayama Yoshiyuki
Bonzo Bryce P
Oliff & Berridg,e PLC
LandOfFree
Microcomputer, electronic equipment, and debugging system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microcomputer, electronic equipment, and debugging system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microcomputer, electronic equipment, and debugging system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3407444