Nonvolatile semiconductor memory with power-up read mode

Details Nonvolatile semiconductor memory with power-up read mode Nonvolatile semiconductor memory with power-up read mode

Filed on

2005-01-11

Date issued

2005-01-11

Examiner

Elms, Richard (Department: 2824)

Patent Class

Static information storage and retrieval

SubClass

Read/write circuit

SubSubClass

Including reference or bias voltage generator

Other Related Categories

C365S189011, C365S230060

Type

Reexamination Certificate

Status

active

Patent number

06842384

Description

ABSTRACT:
A nonvolatile semiconductor memory device executing an automatic read operation at the time of a power-up is disclosed. For the automatic read operation, it starts to generate a wordline voltage when a power supply voltage at a power-up time reaches a first voltage. When the wordline voltage is charged up to a desired voltage level, a read operation begins automatically.

REFERENCES:
patent: 6347064 (2002-02-01), Seo
patent: 20020067633 (2002-06-01), Ito et al.
patent: 20040001379 (2004-01-01), Azuma

Affiliated with

Also associated with

Rating

Nonvolatile semiconductor memory with power-up read mode does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile semiconductor memory with power-up read mode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory with power-up read mode will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3404927