Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2005-05-10
2005-05-10
Baderman, Scott (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S031000
Reexamination Certificate
active
06892322
ABSTRACT:
A method for applying instructions to a microprocessor during test mode is disclosed. In one embodiment of the present invention, first a test mode is entered, establishing the microprocessor as a slave and a test controller as a master. Then, the test controller fills an instruction queue with instructions to be executed. The instructions originate from a test interface. A memory, such as a program flash, coupled to the microprocessor is bypassed; thus, the microprocessor is forced to execute instructions from the instruction queue. In another embodiment, the test controller transfers to the instruction queue an instruction to be executed in the microprocessor. Then, the instruction causes instructions from a supervisory memory to be executed by the microprocessor. The supervisory memory comprises pre-determined test instructions.
REFERENCES:
patent: 5202687 (1993-04-01), Distinti
patent: 5544311 (1996-08-01), Harenberg et al.
patent: 6144327 (2000-11-01), Distinti et al.
patent: 6728900 (2004-04-01), Meli
patent: 6728902 (2004-04-01), Kaiser et al.
patent: 6754849 (2004-06-01), Tamura
patent: 20010010083 (2001-07-01), Satoh
patent: 20020059543 (2002-05-01), Cheng et al.
patent: 20040153802 (2004-08-01), Kudo et al.
CYPR-CD00176; “Test Architecture For Microcontroller Providing For a Serial Communication Interface”; Oct. 5, 2001; 09/972,003; W. Snyder.
CYPR-CD00178; “Method For Entering Circuit Test Mode”; Oct. 5, 2001; 09/972,133; W. Snyder.
Cypress Semiconductor Corporation
Maskulinski Michael
Wagner , Murabito & Hao LLP
LandOfFree
Method for applying instructions to microprocessor in test mode does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for applying instructions to microprocessor in test mode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for applying instructions to microprocessor in test mode will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3401971