Tightly coupled and scalable memory and execution unit...

Details Tightly coupled and scalable memory and execution unit... Tightly coupled and scalable memory and execution unit...

2005-05-17

2005-05-17

Lee, Thomas (Department: 2112)

Electrical computers and digital data processing systems: input/

Input/output data processing

Direct memory accessing

C710S065000, C712S010000, C712S220000

Reexamination Certificate

active

06895452

ABSTRACT:
An architecture is shown where an execution unit is tightly coupled to a shared, reconfigurable memory system. Sequence control signals drive a DMA controller and address generator to control the transfer of data from the shared memory to a bus interface unit (BIU). The sequence control signals also drive a data controller and address generator which controls transfer of data from the shared memory to an execution unit interface (EUI). The EUI is connected to the execution unit operates under control of the data controller and address generator to transfer vector data to and from the shared memory. The shared memory is configured to swap memory space in between the BIU and the execution unit so as to support continuous execution and I/O. A local fast memory is coupled to the execution unit. A local address generator controls the transfer of scalar data between the local fast memory and the execution unit. The execution unit, local fast memory and local address generator form a fast memory path that is not dependent upon the slower data path between the execution unit and shared memory. The fast memory path provides for fast execution of scalar operations in the execution unit and rapid state storage and retrieval for operations in the execution unit.

REFERENCES:
patent: 4086629 (1978-04-01), Desyllas
patent: 4862407 (1989-08-01), Fette
patent: 5230042 (1993-07-01), Masaki
patent: 5396634 (1995-03-01), Zaidi
patent: 5448715 (1995-09-01), Lelm
patent: 5659543 (1997-08-01), Ater
patent: 5841444 (1998-11-01), Mun et al.
patent: 5842031 (1998-11-01), Barker et al.
patent: 5966528 (1999-10-01), Wilkinson et al.
patent: 4432217 (1995-03-01), None
patent: 19735981 (1998-03-01), None
patent: 19713178 (1998-10-01), None
patent: 0139254 (1985-05-01), None
patent: 0498107 (1992-08-01), None
patent: 0590807 (1994-04-01), None
patent: 0741356 (1996-11-01), None
patent: 2155671 (1985-09-01), None
patent: 09034783 (1997-02-01), None
patent: WO 9412929 (1994-06-01), None
patent: WO 9734231 (1997-09-01), None
Article by Karl Guttang et al, A Single-Chip Multiprocessor for Multimedia: The MVP, 11/92.
Conference materials by Yoshihiro Fujita et al, A Dataflow Image Processing System TIP-4, 9/89.
Article by Gordon Lang et al, An Optimum Parallel Architecture for High-Speed Real-Time Digital Signal Processing, 2/88.
Paper by M.C. Ertem, A Reconfigurable Co-Processor for Microprocessor Systems, 6/87.
Article by A.C. Davies et al, Interfacing a Hardware Multiplier to a General Purpose Microprocessor, 10/77.

Affiliated with

Also associated with

Rating

Tightly coupled and scalable memory and execution unit... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Tightly coupled and scalable memory and execution unit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tightly coupled and scalable memory and execution unit... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3393369