Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2005-04-12
2005-04-12
Flynn, Nathan J. (Department: 2826)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S622000, C365S148000, C365S163000
Reexamination Certificate
active
06878618
ABSTRACT:
An apparatus comprising a volume of memory material and a pair of spacedly disposed conductors. An electrode coupled to the volume of memory material and disposed between the volume of memory material and one conductor comprises a first material having a first resistivity value and a second material having a different second resistivity value formed by exposing the first material to a gaseous ambient.
REFERENCES:
patent: 3721838 (1973-03-01), Brickman et al.
patent: 5804496 (1998-09-01), Duane
Wolf, S., “Silicon Processing for the VLSI Era”, vol. 2 -Process Integration, Lattice Press, Sunset Beach, CA (1990), p. 318.*
M.E. Levinshtein and S.L. Rumyantsev, in “Handbook Series on Semiconductor Parameters”, Eds. Levinshtein et al , vol. 1 Chapter 1, p. 5.*
Wolf, S. and Tauber, R.N., “Silicon Processing in the VLSI Era”, vol. 1—Process Technology, First Edition, pp. 306-308, Lattice Press, Sunset Beach, CA (1998). ISBN No.: 0961672-3-7.*
Hwang, Y.N., Hong, J.S., Lee, S.H., Ahn, S.J., Jeong, G.T., Koh, G.H., Kim, H.J., Jeong, W.C., Lee, S.Y., Park, J.H., Ryoo, K.C.., Horii, H., Ha, Y.H., Yi, J.H., Cho, W.Y., Kim, Y.T., Lee, K.H., Joo, S.H., Park, S.O., Jeong, U.I., Jeong, H.S. and Kim, Kinam, “Completely CMOS-Compatible Phase-Change Nonvolatile RAM Using NMOS Cell Transistors,” presented at 2003 19thIEEE Non-Volatile Semiconductor Memory Workshop, Monterey, California, Feb. 26-20, 2003.
Ha, Y.H., Yi, J.H., Horii, H., Park, J.H., Joo, S.H., Park, S.O., Chung, U-In and Moon, J.T., “An Edge Contact Type Cell for Phase Change RAM Featuring Very Low Power Consumption,” presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, Jun. 12-14, 2003.
Hwang, Y.N., Hong, J.S., Lee, S.H., Ahn, S.J., Jeong, G.T., Koh, G.H., Oh, J.H., Kim, H.J., Jeong, W.C., Lee, S.Y., Park, J.H., Ryoo, K.C., Horii, H., Ha, Y.H., Yi, J.H., Cho, W.Y., Kim, Y.T., Lee, K.H., Joo, S.H., Park, S.O., Chung, U.I., Jeong, H.S. and Kim, Kinam, “Full Integration and Reliability Evaluation of Phase-change RAM Based on 0.24 mm-CMOS Technologies,” presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, Jun. 12-14, 2003.
Horii, H., Yi, J.H., Park, J.H., Ha, Y.H., Baek, I.G., Park, S.O., Hwang, Y.N., Lee, S.H., Kim, Y.T., Lee, K.H., Chung, U-In and Moon, J.T., “A Novel Cell Technology Using N-doped GeSbTe Films for Phase Change RAM,” presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, Jun. 12-14, 2003.
Chiang Chien
Lowrey Tyler A.
Neschleba Patrick J.
Xu Daniel
Flynn Nathan J.
Mondt Johannes
Ovonyx Inc.
Trop Pruner & Hu P.C.
LandOfFree
Compositionally modified resistive electrode does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Compositionally modified resistive electrode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compositionally modified resistive electrode will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3384280