System and method for wafer-based controlled patterning of...

Etching a substrate: processes – Gas phase etching of substrate – With measuring – testing – or inspecting

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C216S060000, C216S066000, C438S007000, C438S706000

Reexamination Certificate

active

06838010

ABSTRACT:
In a system and a method for controlling critical dimensions of features to be formed on a substrate, a measurement device is coupled to an etch tool to form a feedback loop to control the critical dimensions on a wafer basis instead of a lot basis. In a further embodiment, the etch tool is in communication with a control unit that allows controlling of the etch tool and/or of the photolithography tool on the basis of an etch model. Thus, variations within a lot may be compensated by a software implementation of the etch model. The control unit may be implemented in the etch tool or an external device.

REFERENCES:
patent: 5629772 (1997-05-01), Ausschnitt
patent: 5655110 (1997-08-01), Krivokapic et al.
patent: 5773174 (1998-06-01), Koizumi et al.
patent: 5902704 (1999-05-01), Schoenborn et al.
patent: 5926690 (1999-07-01), Toprac et al.
patent: 6030732 (2000-02-01), Liu
patent: 6342704 (2002-01-01), Jen et al.
patent: 6545753 (2003-04-01), Subramanian et al.
patent: 19922614 (2000-06-01), None
patent: 0 883 030 (1998-12-01), None
Hankinson et al., “Integrated Real-time and Run-to-Run Control of Etch Depth in Reactive Ion Etching,” Mar. 13, 1996, pp. 1-17.
Boning et al., “Practical Issues in Run by Run Process Control,” 1995 IEEE/SEMI Advanced Manufacturing Conference, 1995, pp. 201-208.
Zafiriou et al., “Nonlinear Model Based Run-to-Run Control for Rapid Thermal Processing with Unmeasured Variable Estimation,” 187thECS Meeting, Reno, NV, May 1995.
Boning et al., “Run by Run Control of Chemical-Mechanical Polishing,” IEEE/CHMT International Electronics Manufacturing Technology Symposium, Austin, TX, Oct. 2-4, 1995.
Smith et al., “Compensating for CMP Pad Wear Using Run by Run Feedback Control,” VMIC. Santa Clara, CA, Jun. 18-20, 1996.
Sachs et al., “Process Control System for VLSI Fabrication,” IEEE Transactions on Semiconductor Manufacturing, Apr. 5, 1990, pp. 1-31.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

System and method for wafer-based controlled patterning of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for wafer-based controlled patterning of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for wafer-based controlled patterning of... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3382144

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.