Memory array employing single three-terminal non-volatile...

Details Memory array employing single three-terminal non-volatile... Memory array employing single three-terminal non-volatile...

2005-05-17

2005-05-17

Elms, Richard (Department: 2824)

Static information storage and retrieval

Systems using particular element

Resistive

C365S145000, C365S065000

Reexamination Certificate

active

06894916

ABSTRACT:
An improved non-volatile memory array comprises a plurality of memory cells, at least one of the memory cells comprising a three-terminal non-volatile storage element for storing a logical state of the at least one memory cell. The memory array further comprises a plurality of write lines operatively coupled to the memory cells for selectively writing the logical state of one or more memory cells in the memory array, and a plurality of bit lines and word lines operatively coupled to the memory cells for selectively reading and writing the logical state of one or more memory cells in the memory array. The memory array is advantageously configured so as to eliminate the need for a pass gate being operatively coupled to a corresponding non-volatile storage element in the at least one memory cell.

REFERENCES:
patent: 3786448 (1974-01-01), Batcher et al.
patent: 3832700 (1974-08-01), Wu et al.
patent: 4873664 (1989-10-01), Eaton, Jr.
patent: 4888733 (1989-12-01), Mobley
patent: 5418389 (1995-05-01), Watanabe
patent: 5487029 (1996-01-01), Kuroda
patent: 5757042 (1998-05-01), Evans, Jr. et al.
patent: 5789775 (1998-08-01), Evans, Jr. et al.
patent: 5804850 (1998-09-01), Evans, Jr. et al.
patent: 6067244 (2000-05-01), Ma et al.
patent: 6122190 (2000-09-01), Ooishi
patent: 6229728 (2001-05-01), Ono et al.
patent: 6259114 (2001-07-01), Misewich et al.
patent: 6333543 (2001-12-01), Schrott et al.
patent: 6350622 (2002-02-01), Misewich et al.
patent: 6373743 (2002-04-01), Chen et al.
patent: 20030012064 (2003-01-01), Beretta
Georg Braun et al., “A Robust 8F2 Ferroelectric RAM Cell With Depletion Device (DeFeRAM),” IEEE Journal of Solid-State Circuits, vol.: 35, Issue: 5, pp. 691-696, May 2000.

Affiliated with

Also associated with

Rating

Memory array employing single three-terminal non-volatile... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory array employing single three-terminal non-volatile..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory array employing single three-terminal non-volatile... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3381865