Methods and apparatus for improved memory access

Details Methods and apparatus for improved memory access Methods and apparatus for improved memory access

2005-04-12

2005-04-12

Yoha, Connie C. (Department: 2818)

Static information storage and retrieval

Read/write circuit

With shift register

C365S233100, C365S239000, C365S240000, C365S221000, C365S078000

Reexamination Certificate

active

06879526

ABSTRACT:
A memory access scheme employing one or more sets of shift registers interconnected in series to which data may be loaded from or written into one or more memory devices. That is, data from the memory devices may be parallel loaded into the sets of shift registers and then serially shifted through the shift registers until it is output from the sets of shift registers and transferred to its destination. Additionally, the data may be read from and loaded into the memory devices to/from the sets of shift registers such that the shifting of the shift registers is uninterrupted during the reading and/or loading of data. Additionally, data from the memory devices may be loaded into two or more parallel chains of shift registers and then serially shifted through the shift register chains.

REFERENCES:
patent: 3713096 (1973-01-01), Comfort et al.
patent: 3735362 (1973-05-01), Ashany et al.
patent: 3748647 (1973-07-01), Ashany et al.
patent: 3812476 (1974-05-01), Cragon
patent: 4064556 (1977-12-01), Edelberg et al.
patent: 4065756 (1977-12-01), Panigrahi
patent: 4193121 (1980-03-01), Fedida et al.
patent: 4302632 (1981-11-01), Vicari et al.
patent: 4334305 (1982-06-01), Girardi
patent: 4363125 (1982-12-01), Brewer et al.
patent: 4506387 (1985-03-01), Walter
patent: 4538174 (1985-08-01), Gargini et al.
patent: 4646270 (1987-02-01), Voss
patent: 4672602 (1987-06-01), Hargrave et al.
patent: 4709418 (1987-11-01), Fox et al.
patent: 4763317 (1988-08-01), Lehman et al.
patent: 4790418 (1988-12-01), Brown et al.
patent: 4995078 (1991-02-01), Monslow et al.
patent: 5003591 (1991-03-01), Kauffman et al.
patent: 5014125 (1991-05-01), Pocock et al.
patent: 5027400 (1991-06-01), Baji et al.
patent: 5060068 (1991-10-01), Lindstrom
patent: 5062059 (1991-10-01), Youngblood et al.
patent: 5084839 (1992-01-01), Young
patent: 5119481 (1992-06-01), Frank et al.
patent: 5130792 (1992-07-01), Tindell et al.
patent: 5132992 (1992-07-01), Yurt et al.
patent: 5133079 (1992-07-01), Ballantyne et al.
patent: 5153884 (1992-10-01), Lucak et al.
patent: 5191410 (1993-03-01), McCalley et al.
patent: 5200925 (1993-04-01), Morooka
patent: 5247347 (1993-09-01), Litteral et al.
patent: 5253341 (1993-10-01), Rozmanith et al.
patent: 5261114 (1993-11-01), Raasch et al.
patent: 5369784 (1994-11-01), Nelson et al.
patent: 5371532 (1994-12-01), Gelman et al.
patent: 5374952 (1994-12-01), Flohr
patent: 5400331 (1995-03-01), Lucak et al.
patent: 5553311 (1996-09-01), McLaughlin et al.
patent: 5581479 (1996-12-01), McLaughlin et al.
patent: 5604682 (1997-02-01), McLaughlin et al.
patent: 5636139 (1997-06-01), McLaughlin et al.
patent: 5883831 (1999-03-01), Lopez et al.
patent: 5908333 (1999-06-01), Perino et al.
patent: 5953263 (1999-09-01), Farmwald et al.
patent: 5954804 (1999-09-01), Farmwald et al.
patent: 5978295 (1999-11-01), Pomet et al.
patent: 6032214 (2000-02-01), Farmwald et al.
patent: 6034918 (2000-03-01), Farmwald et al.
patent: 6185644 (2001-02-01), Farmwald et al.
patent: 6356973 (2002-03-01), McLaughlin et al.
patent: 6356975 (2002-03-01), Barth et al.
patent: 6498741 (2002-12-01), Matsudera et al.
patent: WO 2004025476 (2004-03-01), None
Malavalli, Kumar, “Fibre Channel Classes of Service for Data Transport,” Brocade Communications Services, Inc. 1997, 15 pages.
“HyperTransport™ I/O Link Specification,” HyperTransport Technology Consortium, Rev. 1.03, Oct. 10, 2001, 217 pages.
Tran, Jennifer, “Synthesizable 1.6 Gbytes/s DDR SRAM Controller” Xilinx Application Note XAPP200, Mar. 21, 2000, 12 pages.
“Using Block SelectRAM+ Memory in Spartan-II FPGAs,” Xilinx Application Note XAPP173, Dec. 11, 2000, 15 pages.
“200-MHz SDRAM Controller Core Product Specification” Alliance Core, Jan. 10, 2000, 4 pages.
Bapat, Sheker, “Synthesizable 200 MHz ZBT SRAM Interface” Xilinx Application Note XAPP136, Jan. 10, 2000, 6 pages.
“Synthesizable High Performance SDRAM Controller” Xilinx Application Note XAPP134, Feb. 1, 2001, 16 pages.
Ma, Alex, “Synchronous DRAM Controller” Powerpoint slides, EE527 Spring 1998, 21 pages.
“170 MHz FIFOs Using the Virtex Block SelectRAM+ Features” Xilinx Application Note XAPP131, Jun. 5, 2001, 6 pages.
“Using the Virtex Block SelectRAM+ Features” Xilinx Application Note XAPP130, Dec. 18, 2000, 11 pages.
“API Networks, enabling technology for next generation product . . . HyperTransport technology licensed by HP” (retrieved Mar. 18, 2002) <http://www.api-networks.com/pressreleases/pr121001.shtml>, API Networks, Dec. 10, 2001, 2 pages.
Richmond, Robert, “AMD 64-Bit K8 Platform Preview” (retrieved Mar. 11, 2002) Sep. 14, 2000, 4 pages.
“InfiniBridge MT21108 Infiniband Channel Adapter and Eight Port Switch” Product Specification, Mellanox Technologies, date unknown 4 pages.
“Block SelectRAM Overview” (retrieved Mar. 18, 2002) <http://www.xilinx.com/xil_prodcat_systemsolution.jsp?title=xam_memory_embedded_blockram_pag>, 2 pages.
McComas, Bert “PCI-X or InfiniBand Complementary New Technologies Go Head to Head” (retrieved Mar. 18, 2002) <http://www.inqst.com/articles/pcixvib/pciarticle.htm>, Inquest Market Research, Jan. 19, 2001, 10 pages.
“API Networks Accelerates Use of HyperTransport™ Technology With Launch of Industry's First HyperTransport-to-PCI Bridge Chip” API Networks Press Release, Apr. 2, 2001, 2 pages.
“HyperTransport-to-PCI Bridge Chip from API Networks” Cahners Business Information 2002, 1 page.
“API Networks Unveils Industry's First HyperTransport™ Switch to Bring Products to Market Quickly and Cost-Effectively” API Networks Press Release, Nov. 5, 2001, 4 pages.
“74F1763 Intelligent DRAM Controller Product Information” Philips Semiconductors 2002, 2 pages.
“Sections 5.4.1-5.4.5 of document describing DRAM and DRAM Controller” author and date unknown.
“Basic DRAM Cell” (retrieved Mar. 17, 2002) <http://www.mit.edu:8001/people/tairan/6371
ode59.html>, MIT, Jun. 26, 1996, 1 page.
“Row Address Decoder and Row Driver” (retrieved Mar. 17, 2002) <http://www.mit.edu:8001/people/tairan/6371
ode60.html>, MIT, Jun. 26, 1996, 1 page.
“Column Decode and Refresh Control Logic” (retrieved Mar. 17, 2002) <http://www.mit.edu:8001/people/tairan/6371
ode61.html>, MIT, Jun. 26, 1996, 1 page.
“Refresh Circuit” (retrieved Mar. 17, 2002) <http://www.mit.edu:8001/people/tairan/6371
ode62.html>, MIT, Jun. 26, 1996, 1 page.
“Refresh Address Control” (retrieved Mar. 17, 2002) <http://www.mit.edu:8001/people/tairan/6371
ode63.html>, MIT, Jun. 26, 1996, 1 page.
“Data-In Tristate Buffer” (retrieved Mar. 17, 2002) <http://www.mit.edu:8001/people/tairan/6371
ode64.html>, MIT, Jun. 26, 1996, 1 page.
“Data-out Precharging Circuits and Control Circuits” (retrieved Mar. 17, 2002) <http://www.mit.edu:8001/people/tairan/6371
ode65.html>, MIT, Jun. 26, 1996, 1 page.
“Output Multiplexer” (retrieved Mar. 17, 2002), <http://www.mit.edu:8001/people/tairan/6371
ode66.html>, MIT, Jun. 26, 1996, 1 page.
“Other Circuits” (retrieved Mar. 17, 2002) <http://www.mit.edu:8001/people/tairan/6371
ode67.html>, MIT, Jun. 26, 1996, 1 page.
“Simulations” (retrieved Mar. 17, 2002) <http://www.mit.edu:8001/people/tairan/6371
ode68.html>, MIT, Jun. 26, 1996, 1 page.
“Comments” (retrieved Mar. 17, 2002) <http://www.mit/edu:8001/people/tairan/6371
ode70.html>, MIT, Jun. 26, 1995, 1 page.
“HHSPICE Verification of Latch” (retrieved Mar. 17, 2002), <http://www.mit.edu:8001/people/tairan/6371
ode73.html>, MIT, Jun. 26, 1996, 1 page.
“Introduction” (retrieved Mar. 17, 2002) http://www4.tomshardware.com/mainboard/98q4/98

Affiliated with

Also associated with

Rating

Methods and apparatus for improved memory access does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatus for improved memory access, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for improved memory access will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3373792