Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2000-06-23
2004-06-29
Tran, Minhloan (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S320000, C365S185240
Reexamination Certificate
active
06756629
ABSTRACT:
Japanese patent application No. 11-233965, filed Aug. 20, 1999, is hereby incorporated by reference in its entirety.
TECHNICAL FIELD
The present invention relates to semiconductor devices having a non-volatile memory transistor and includes a semiconductor device comprising a non-volatile memory transistor with a split gate structure.
BACKGROUND
There are a variety of different types of non-volatile memory transistors. One type of the non-volatile memory transistors can electrically write and ease data. Such type also runs a great variety. For example, one of the non-volatile memory transistors has a P-type semiconductor substrate, a P-type well located in the semiconductor substrate, a source and drain of an N-type located in the well and a gate with a split-gate structure located over the well through a thin insulation layer.
In a non-volatile memory transistor having the above-described structure, the semiconductor substrate is normally grounded, and therefore the well has a ground potential. As a result, a high voltage of one polarity (for example, a positive polarity) must be used for data writing and erasing operations.
SUMMARY
One embodiment relates to a semiconductor device having a non-volatile memory transistor having a split structure. The semiconductor device includes a semiconductor substrate of a first conductivity type having a memory region. A first well of a second conductivity type is located in the memory region, and a second well of a first conductivity type located in the first well. The non-volatile memory transistor includes a source and drain that are located in the second well. In one aspect of certain embodiments, the semiconductor substrate is a p-type, the first well is an n-type, the second well is a p-type, and each of the pair of source and drain is an n-type.
Other embodiments relate to a semiconductor device having a non-volatile memory transistor having a split-gate structure, the semiconductor device including a semiconductor substrate of a first conductivity type having a memory region. The semiconductor device also includes a first well of a second conductivity type located in the memory region and a second well of a first conductivity type located in the first well. The non-volatile memory transistor includes a source and drain that are located in the second well. The non-volatile memory transistor includes a split gate structure including a source, a drain, a gate insulation layer, a floating gate, an intermediate insulation layer adapted to act as a tunnel insulation layer, and a control gate. The intermediate insulation layer is composed of at least three insulation layers, wherein a first layer of the three insulation layers contacts the floating gate, a third layer contacts the control gate, and a second layer is located between the first and third layers.
Other embodiments relate to a semiconductor device having a non-volatile memory transistor having a split-gate structure. The semiconductor device includes means for performing an data writing operation using a first voltage of a first polarity and a data erasing operation using a second voltage of a second polarity opposite from that of the first polarity. The means include a substrate selected from the group of a P-type substrate and an N-type substrate, a first well of an opposite type than the substrate, a second well of an opposite type than the first well, and a source and drain formed in the second well.
REFERENCES:
patent: 4651406 (1987-03-01), Shimizu et al.
patent: 4688063 (1987-08-01), Lu et al.
patent: 5045488 (1991-09-01), Yeh
patent: 5108941 (1992-04-01), Paterson et al.
patent: 5153143 (1992-10-01), Schlais et al.
patent: 5242848 (1993-09-01), Yeh
patent: 5278087 (1994-01-01), Jenq
patent: 5309371 (1994-05-01), Shikata et al.
patent: 5378919 (1995-01-01), Ochiai
patent: 5379253 (1995-01-01), Bergemont
patent: 5557122 (1996-09-01), Shrivastava et al.
patent: 5572054 (1996-11-01), Wang et al.
patent: 5604150 (1997-02-01), Mehrad
patent: 5650344 (1997-07-01), Ito et al.
patent: 5652450 (1997-07-01), Hirano
patent: 5654577 (1997-08-01), Nakamura et al.
patent: 5674762 (1997-10-01), See et al.
patent: 5677867 (1997-10-01), Hazani
patent: 5687118 (1997-11-01), Chang
patent: 5712178 (1998-01-01), Cho et al.
patent: 5748536 (1998-05-01), Kwon et al.
patent: 5907172 (1999-05-01), Sheu
patent: 5908311 (1999-06-01), Chi et al.
patent: 5914514 (1999-06-01), Dejenfelt et al.
patent: 5939749 (1999-08-01), Taketa et al.
patent: 5969383 (1999-10-01), Chang et al.
patent: 6004847 (1999-12-01), Clementi et al.
patent: 6015984 (2000-01-01), Leu
patent: 6017795 (2000-01-01), Hsieh et al.
patent: 6043123 (2000-03-01), Wang et al.
patent: 6090656 (2000-07-01), Randazzo
patent: 6103573 (2000-08-01), Harari et al.
patent: 6144064 (2000-11-01), Cho et al.
patent: 6157060 (2000-12-01), Kerber
patent: 6184093 (2001-02-01), Sung
patent: 6194269 (2001-02-01), Sung et al.
patent: 6242773 (2001-06-01), Thomas
patent: 03219496 (1991-09-01), None
patent: 7-142617 (1995-06-01), None
patent: 7-147336 (1995-06-01), None
patent: 9-321156 (1997-12-01), None
patent: 9-321157 (1997-12-01), None
patent: 11-074389 (1999-03-01), None
patent: 2000-188344 (2000-07-01), None
U.S. Ser. No. 09/663,258 (filed Sep. 15, 2000) and pending claims, US. Pat. #6537869.
U.S. Ser. No. 09/602,535 (filed Jun. 23, 2000), U.S. Pat # 6429073.
U.S. Ser. No. 09/602,766 (filed Jun. 23, 2000), U.S. Pat. # 6522587.
U.S. Ser. No. 09/604,702 (filed Jun. 23, 2000), Central Files.
Dickey Thomas L
Konrad Raynes & Victor LLP
Raynes Alan S.
Seiko Epson Corporation
Tran Minhloan
LandOfFree
Semiconductor devices including a multi-well and split-gate... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor devices including a multi-well and split-gate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor devices including a multi-well and split-gate... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3364376