Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2000-10-13
2004-06-08
Loke, Steven (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S057000, C257S059000, C257S066000, C257S072000, C257S347000, C257S350000, C257S330000, C257S331000, C438S238000
Reexamination Certificate
active
06747313
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor device, and more particularly to a thin film transistor and a fabrication method therefor applying a self-aligned process.
2. Description of the Conventional Art
In a conventional thin film transistor, when a gate electrode receives a voltage which is greater than a threshold voltage, and when a drain electrode receives a voltage greater than a source voltage, electrons, majority carriers in a source region, are migrated to a drain region via a channel region formed in a polysilicon layer, and thus a driving current is made to flow. However, when forming the channel region by applying the voltage to the gate electrode, the mobility of majority carriers is lowered due to a potential barrier formed by grain boundaries inside the polysilicon layer, and thus the driving current is reduced in a turn-on state.
Accordingly, there is provided an offset region of low resistance in the channel region at a side of the drain region in order to reduce the leakage current. A method of fabricating the conventional thin film transistor will now be described with reference to the appended drawings.
As shown in
FIG. 1A
, a polysilicon layer is deposited on an insulating substrate
1
by chemical vapor deposition (CVD), and patterned by a photo etching process, applying the polysilicon layer as a gate mask, for thus forming a gate electrode
2
.
As shown in
FIG. 1B
, a gate insulation film
3
is formed by depositing an insulating material on the surface of the insulating substrate
1
including the gate electrode
2
, and an active layer
4
is deposited thereon by CVD.
A photoresist is applied on the active layer
4
and patterned by a photo etching process, for thus forming a photoresist pattern
5
as shown in FIG.
1
C. Here, the photoresist pattern
5
defines channel and offset regions of the active layer
4
.
As shown in
FIGS. 1C and 1D
, impurity regions
6
a
and
6
b
are formed by performing ion implantation, applying P or N-type impurities, into parts of the active layer
4
which are externally exposed, for thereby completing the fabrication of the conventional thin film transistor.
The impurity regions
6
a
and
6
b
define a source (a) and a drain (d), respectively, of a MOS transistor. In
FIG. 1D
, a, b, c, and d indicate the source, channel region, offset region, and drain, respectively.
However, a photomask process of the conventional method, which defines the length of each of the channel and offset regions, varies an offset current, which is dependent upon the degree of alignment, on a large scale, thereby reducing the reliability and reproducibility of the semiconductor device.
SUMMARY OF THE INVENTION
Accordingly, it is an object of the present invention to provide a thin film transistor and a fabrication method therefor capable of stabilizing an offset current which is dependent upon the degree of alignment by providing a self-aligned process, and thus improving properties of a semiconductor device.
To achieve the above objects, there is provided a thin film transistor which includes: a stepped substrate provided with a sidewall between upper portion and lower portions thereof; an active layer formed on the substrate; a gate insulation film on the active layer; a gate electrode formed on the gate insulation film corresponding to an upper part of the sidewall of the substrate; an insulation film formed on the gate insulation film between the gate electrode and the lower portion of the substrate; and impurity regions in the active layer corresponding to the upper and lower portions of the substrate.
In addition, to achieve the above objects, there is provided a fabrication method for a thin film transistor which includes the steps of: etching and patterning in order to form a sidewall between upper and lower portions thereof; forming an active layer on the substrate; forming a gate insulation film on the active layer; forming an insulation film on a first region of the sidewall and on the lower portion of the substrate, and forming a gate electrode on a second region of the sidewall and on the insulation film; and forming impurity regions in the active layer corresponding to the upper and lower portions of the substrate.
Additional advantages, objects and features of the invention will become more apparent from the description which follows.
REFERENCES:
patent: 4767695 (1988-08-01), Ong et al.
patent: 5243219 (1993-09-01), Katayama
patent: 5578838 (1996-11-01), Cho et al.
patent: 5659183 (1997-08-01), Manning et al.
patent: 5705409 (1998-01-01), Witek
patent: 5731610 (1998-03-01), Rhodes
patent: 5793082 (1998-08-01), Bryant
patent: 5807778 (1998-09-01), Lee
patent: 5827770 (1998-10-01), Rhodes et al.
patent: 5879980 (1999-03-01), Selcuk et al.
patent: 6235570 (2001-05-01), Kang
patent: 6029619 (1994-02-01), None
patent: 6029620 (1994-02-01), None
Birch & Stewart Kolasch & Birch, LLP
Hyundai Electronics Industries Co,. Ltd.
Loke Steven
LandOfFree
Thin film transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thin film transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thin film transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3364321