Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2002-10-24
2004-06-15
Cao, Phat X. (Department: 2814)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S614000
Reexamination Certificate
active
06750133
ABSTRACT:
TECHNICAL FIELD
An embodiment of the present invention relates generally to integrated circuit fabrication. More particularly, an embodiment of the present invention relates to electrical connection technology. In particular, an embodiment of the present invention relates to a ball-limiting metallurgy comprising a copper layer.
DESCRIPTION OF RELATED ART
Electrical bump connectors such as metal bumps or balls are used in flip-chip applications that may include controlled collapse (C4) flip-chip applications. As the progress of miniaturization continues, selective formation of electrical connections becomes increasingly challenging. One structural quality that is often used is dissimilar conductive layers which serve barrier, adhesion, and seeding purposes among others. Consequently, etch-processing formation of specific connections can result in destructive removal of required electrical connections. Similarly, etch processing can also result in stopped etches due to unwanted oxide films which form a husk over the material to be etched.
As the progress of miniaturization also continues, the junction between a microelectronic device metallization and the electrical bump becomes increasingly large relative to the mass of the electrical bump. Consequently, junction disparities have an increasingly detrimental effect on electrical communication between the device and the electrical bump. One junction disparity relates to migration of the flip-chip tin, typically from Sn37Pb solder, toward the metallization. Another consequence of miniaturization is stress that builds up in the ball-limiting metallurgy due to the formation of tin-containing intermetallic structures between the metallization and the electrical bump.
REFERENCES:
patent: 6569752 (2003-05-01), Homma et al.
patent: 2003/0129822 (2003-07-01), Lee et al.
patent: 2004/0005771 (2004-01-01), Fan et al.
Cao Phat X.
Intel Corporation
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Selective ball-limiting metallurgy etching processes for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selective ball-limiting metallurgy etching processes for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective ball-limiting metallurgy etching processes for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3362951